M5M82C59AP,-2

www.DataSheet.in

T-52-33-13

DESCRIPTION

The M5M82C59AP,-2 is a programmable LSI for interrupt control. It is fabricated using silicon-gate CMOS technology and is designed to be used easily in connection with an 8085A, 8086 or 8088.

FEATURES


- Single 5V supply voltage
- TTL compatible
- Having internal anti-noise circuit on IR₀~IR₂ pins
- M5M82C59AP,-2 is compatible with M5L8259AP in pin connection.
- CALL instruction to the CPU is generated automatically
- Priority, interrupt mask and vectored address for each interrupt request input are programmable
- Up to 64 levels of interrupt requests can be controlled by cascading with M5M82C59AP,-2
- Polling functions

APPLICATION

The M5M82C59AP,-2 can be used as an interrupt controller for CPUs 8085A, 8086 and 8088


FUNCTION

The M5M82C59AP,-2 is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight level requests and has built-in features for expandability to other M5M82C59AP,-2's. The priority and interrupt mask can be changed or reconfigured at any time by



the main program.

When an interrupt is generated because of an interrupt request at 1 of the pins, the M5M82C59AP,-2 based on the mask and priority will output an INT to the CPU. After that, when an INTA signal is received from the CPU or the system controller, a CALL instruction and a programmed vector address is released onto the data bus.





T-52-33-13

PIN DESCRIPTION

Symbol	Pin name	Input or output	. Functional significance
CS	Chip select input	Input	This input is active at low-level, but may be at high-level during interrupt request input and interrupt processing.
WR	Write control input	Input	Command write control input from the CPU
RD	Read control input	input	Data read control Input for the CPU
D ₇ ~D ₀	Bidirectional data bus	Input/ output	Data and commands are transmitted through this bidirectional data bus to and from the CPU.
CAS₂~ CAS₀	Cascade lines	input/ output	These pins are outputs for a master and inputs for a slave. And these pins of the master will be able to address each individual slave. The master will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA.
SP/EN	Slave program input/ Enable buffer output	input/ output	SP: In normal mode, a master is designated when SP/EN=1 and a slave is designated when SP/EN=0. EN: In the buffered mode, whenever the M5M82C59AP,-2's data bus output is enabled, its SP/EN pin will go low.
INT	Interrupt request output	Output	This pin goes high whenever a valid interrupt is asserted.
IR ₇ ∼IR₀	Interrupt request input	Input	The asynchronous interrupt inputs are active at high-level. The interrupt mask and priority of each interrupt input can be changed at any time. When using edge triggered mode, the rising edge (low to high) of the interrupt request and the high-level must be held until the first INTA. For level triggered mode, the high-level must be held until the first INTA.
INTĀ	Interrupt acknowledge Input	Input	When an Interrupt acknowledge (INTA) from the CPU is received, the M5M82C59AP releases a CALL instruction or vectored address onto the data bus.
A ₀	A ₀ address input	Input	This pin is normally connected to one of the address lines and acts in conjunction with the \overline{CS} , \overline{WR} and \overline{RD} when writing commands or reading status registers.

OPERATION

The M5M82C59AP,-2 is interfaced with a standard system bus as shown in Fig. 1 and operates as an interrupt controller.




Fig. 1 The M5M82C59AP,-2 interfaces to standard system bus.

Table 1 M5M82C59AP,-2 basic operation


A ₀	D₄	D ₃	RD	WR	CS	Input operation (read)
0			0	1	0	IRR, ISR or interrupting level→data bus
1	_		0	1	0	IMR→Data bus
						Output operation (write)
0	0	0	1	0	0	Data bus→OCW2
0	0	1	1	0	0	Data bus→OCW3
0	1	х	1	0	0	Data bus→ICW1
1	х	х	1	0	0′	Data bus→OCW1, ICW2, ICW3, ICW4
						Disable function
х	Х	Х	1	1	0	Data bus→High-impedance
х	х	х	х	х	1	Data bus→High-Impedance

T-52-33-13

Interrupt Sequence


1. When the CPU is an 8085A:

- When one or more of the interrupt request inputs are raised high, the corresponding IRR bit(s) for the highlevel inputs will be set.
- (2) Mask state and priority levels are considered and, if appropriate, the M5M82C59AP,-2 sends an INT signal to the CPU.
- (3) The acknowledgement of the CPU to the INT signal, the CPU issues an INTA pulse to the M5M82C59AP,-
- (4) Upon receiving the first INTA pulse from the CPU, a CALL instruction is released onto the data bus.
- (5) A CALL is a 3-byte instruction, so additional two INTA pulses are issued to the M5M82C59AP,-2 from the CPU.
- (6) These two INTA pulses allow the M5M82C59AP,-2 to release the program address onto the data bus. The low-order 8-bit vectored address is released at the second INTA pulse and the high-order 8-bit vectored address is released at the third INTA pulse. The ISR bit corresponding to the interrupt request input is set upon receiving the third INTA pulse from the CPU, and the corresponding IRR bit is reset.
- (7) This completes the 3-byte CALL instruction and the interrupt routine will be serviced. The ISR bit is reset at the trailing edge of the third INTA pulse in the AEOI mode. In the other modes the ISR bit is not reset until an EOI command is issued.



2. When the CPU is an 8086 or 8088:

- When one or more of the interrupt request inputs are raised high, the corresponding IRR bit(s) for the highlevel inputs will be set.
- (2) Mask state and priority levels are considered and if appropriated, the M5M82C59AP,-2 sends an INT signal to the CPU.
- (3) As an acknowledgement to the INT signal, the CPU issues an INTA pulse to the M5M82C59AP,-2.
- (4) Upon receiving the first INTA pulse from the CPU, the M5M82C59AP,-2 does not drive the data bus, and the data bus keeps high-impedance state.
- (5) When the second INTA pulse is issued from the CPU, an 8-bit pointer is released onto the data bus.
- (6) This completes the interrupt cycle and the interrupt routine will be serviced. The ISR bit is reset at the trailing edge of the second INTA pulse in the AEOI mode. In the other modes the ISR bit is not reset until an EOI command is issued from the CPU.



The Interrupt request input must be held at high-level until the first INTA pulse is issued. If it is allowed to return to low-level before the first INTA pulse is issued, an interrupt request in IR₇ is executed. However, in this case the ISR bit is not set.

This is a function for a noise countermeasure of interrupt request inputs. In the interrupt routine of IR₇, if ISR is checked by software either the interrupt by noise or real interrupt can be acknowledged. In the state of edge trigger mode normally the interrupt request inputs hold high-level and its input low-level pulse in the case of interrupt.

Interrupt sequence outputs

1. When the CPU is an 8085A:

A CALL Instruction is released onto the data bus when the first $\overline{\text{INTA}}$ pulse is issued. The low-order 8 bits of the vectored address are released when the second $\overline{\text{INTA}}$ pulse is issued, and the high-order 8 bits are released when the third $\overline{\text{INTA}}$ pulse is issued. The format of these three outputs is shown in Table 2.

Table 2 Formats of Interrupt CALL Instruction and vectored address

First INTA pulse (CALL instruction)

D_7	D_6	D ₅	D ₄	D ₃	D_2	Đ ₁	Do
1	1	0	0	1	1	0	1

Second INTA pulse (low-order 8-bit of vectored address)

IR				Interv	a!= 4			
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	Dı	D ₀
IR ₀	A ₇	A ₆	A ₅	0	0	0	0	0
IR;	A ₇	A ₆	A ₅	0	0	1	0	0
IR ₂	A ₇	A ₆	A ₅	0	1	0	0	0
IR ₃	A ₇	A ₆ '	A ₅	0	1	1	0	0
IR ₄	A ₇	A ₆	A ₅	1	0	0	0	0
IR ₅	A ₇	A ₆	A ₅	1	0	1	0	0
IR ₆	A ₇	A ₆	A ₅	1	1	0	0	0
IR ₇	A ₇	A ₆	A ₅	1	1	1	0	Ö



T-52-33-13

IR	<u></u>			Inter	vai=8			
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
IR ₀	A ₇	A ₆	0	0	.0	0	0	0
IR ₁	A ₇	A ₆	0	0	1	0	0	0
IR ₂	A ₇	A ₆	0	1	0	0	0	0
IR ₃	A ₇	A ₆	0	1	1	0	0	0
IR ₄	A ₇	A ₆	1	0	0	0	0	0
IR ₅	`A ₇	A ₆	1	0	1	0	0	0
IR ₆	A ₇	A ₆	1	1	0	0	0	0
IR ₇	A ₇	A ₆	1	1	1	0	0	0

Third INTA pulse (high-order 8 bits of vectored address)

D ₇	D ₆	D_5	D ₄	D ₃	D ₂	D ₁	Do
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈

2. When the CPU is an 8086 or 8088:

The data bus keeps a high-impedance state when the first \overline{INTA} pulse is issued. Then the pointer $T_7 \sim T_0$ is released when the next \overline{INTA} pulse is issued. The content of the pointer $T_7 \sim T_0$ is shown in Table 3. The $T_2 \sim T_0$ are a binary code corresponding to the interrupt request level, $A_{10} \sim A_5$ are unused and ADI mode control is ignored.

Table 3 Contents of interrupt pointer Second INTA pulse (8-bit pointer)

	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do
IR₀	T ₇	T ₆	T ₅	T ₄	T ₃	0	0	0
IR ₁	T ₇	T ₆	T ₅	T ₄	Т3	0	0	1
IR ₂	T ₇	T ₆	T ₅	T ₄	Т3	0	1	0
IR ₃	T ₇	T ₆	T ₅	T ₄	T ₃	0	1	1
IR4	T ₇	T ₆	T ₅	T ₄	T ₃	1	0	0
IR ₅	T ₇	T ₆	T ₅	T ₄	T ₃	1	0	1
IR ₆	Т7	T ₆	T ₅	T ₄	T ₃	1	1	0
IR ₇	T ₇	T ₆	T ₅	T ₄	T ₃	1	1	1

Interrupt Request Register (IRR), In-service Register (ISR)

As interrpt requests are received at inputs $IR_7 \sim IR_0$, the corresponding bits of IRR are set and as an interrupt request is serviced the corresponding bit of ISR is set. The IRR is used to store all the interrupt levels which are requesting service, and the ISR is used to store all the interrupt levels which are being serviced. The status of these two registers can be read. These two registers are connected through the priority resolver.

An interrupt requst received by IRn is acknowledged on the leading edge when in the edge triggered mode or it is acknowledged on the level when in the level triggered mode. After that an INT signal is released and the interrupt request

signal is latched in the corresponding IRR bit if the highlevel is held until the first INTA pulse is issued. It is important to remember that the interrupt request signal must be held at high-level until the first INTA pulse is issued.

The interrupt request latching in the IRR causes a signal to be sent to the priority resolver unless it is masked out. When the priority resolver receives the signals it selects the highest priority interrupt request latched in IRR. The ISR is set when the last INTA pulse is issued while the corresponding bit of IRR is reset and the other bits of IRR are unaffected.

The bit of ISR that was set is not reset during the interrupt routine, but is reset at the end of the routine by the EOI command (end of interrupt) or by the trailing edge of the last INTA pulse in AEOI mode.

Priority Resolver

The priority resolver examines all of the interrupt requests set in IRR to determine and selects the highest priority. The ISR bit corresponding to the selected (highest priority) request is set by the last INTA pulse.

Interrupt Mask Register (IMR)

The contents of the interrupt mask register are used to mask out (disable) interrupt requests of selected interrupt request pins. Each terminal is independently masked so that masking a high priority interrupt does not influence the lower or higher priority interrupts. Therefore the contents of IMR selectively enable reading.

Interrupt Request Output (INT)

The interrupt request output connects directly to the interrupt input of the CPU. The output level is compatible with the input level required for the CPUs.

The INT output is set to low after the interrupt sequence ends, irrespective of the current mode. When the power is turned on, the INT output (high output) may appear but is reset to low by executing ICW1.

Interrupt Acknowledge Input (INTA)

The CALL instruction and vectored address are released onto the data bus by the INTA pulse.

Data Bus Buffer

The data bus buffer is a 3-state bidirectional data bus buffer that is used to interface with the system bus. Write commands to the M5M82C59AP,-2, CALL instructions, vectored addresses, status information, etc. are transferred through the data bus buffer.

Read/Write Control Logic

The read/write control logic is used to control functions such as receiving commands from the CPU and supplying status information to the data bus.

Chip Select (CS)

The M5M82C59AP,-2 is selected (enabled) when \overline{CS} is at lowlevel, but during Interrupt request input or interrupt processing it may be high-level.

Write Control Input (WR)

When WR goes to low-level the M5M82C59AP,-2 can be written.



T-52-33-13

Read Control Input (RD)

When RD goes low status information in the internal register of the M5M82C59AP,-2 can be read through the data bus.

Address Input (A₀)

The address input is normally connected with one of the address lines and is used along with \overline{WR} and \overline{RD} to control write commands and reading status information.

Cascade Buffer/Comparator

The cascade buffer/comparator stores or compares identification codes. The three cascade lines are output when the M5M82C59AP,-2 is a master or input when it is a slave. The identification code on the cascade lines select it as master or slave.

PROGRAMMING THE M5M82C59AP,-2

The M5M82C59AP,-2 is programmed through the initialization Command Word (ICW) and the operation command word (OCW). The following explains the functions of these two commands.

Initialization Command Words (ICWs)

The initialization command word is used for the initial setting of the M5M82C59AP,-2. There are four commands in this group and the following explains the details of these four commands.

ICW1

The meaning of the bits of ICW1 is explained in Fig. 3 along with the functions. ICW1 contains vectored address bits $A_7 \sim A_5$, a flag indicating whether interrupt input is edge triggered or level triggered, CALL address interval, whether a single M5M82C59AP,-2 or the cascade mode is used, and whether ICW4 is required or not.

Whenever a command is issued with $A_0=0$ and $D_4=1$, this is interpreted as ICW1 and the following will automatically occur.

- (a) The interrupt mask register (IMR) is cleared.
- (b) The interrupt request input IR₇ is assigned the lowest priority.
- (c) The special mask mode is cleared and the status read is set to the interrupt request register (IRR).
- (d) When IC4=0 all bits in ICW4 are set to zero.

ICW2

ICW2 contains vectored address bits $A_{15} \sim A_8$ or interrupt type $T_7 \sim T_3$, and the format is shown in Fig. 3.

ICW3

When SNGL=1 it indicates that only a single M5M82C59AP,-2 is used in the system, in which case ICW3 is not valid. When SNGL=0, ICW3 is valid and indicates cascade connections with other M5M82C59AP,-2 devices. In the master mode, a "1" is set for each slave.

When the CPU is an 8085A the CALL instruction is released from the master at the first INTA pulse and the vectored address is released onto the data bus from the slave at the second and third INTA pulses.

When the CPU is a 8086 the master and slave are in high-impedance at the first INTA pulse and the pointer is released onto the data bus from the slave at the second INTA pulse.

The master mode is specified when $\overline{SP}/\overline{EN}$ pin is highlevel or BUF=1 and M/S=1 in ICW4, and slave mode is specified when $\overline{SP}/\overline{EN}$ pin is low-level or BUF=1 and M/S=0 in ICW4. In the slave mode, three bits ID₂ ~ ID₀ identify the




Fig. 2 Initialization sequence



6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 12017

CMOS PROGRAMMABLE INTERRUPT CONTROLLER




Fig. 3 Initialization command word format





6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 12018

....

T-52-33-13

slave. And then when the slave code released on the cascade lines from the master, matches the assigned ID code, the vectored address is released by it onto the data bus at the next INTA pulse.

ICW4

Only when IC4=1 in ICW1 is ICW4 valid. Otherwise all bits are set to zero. When ICW4 is valid it specifies special fully nested mode, buffer mode master/slave, automatic EOI and microprocessor mode. The format of ICW4 is shown in Fig. 3.

Operation Command Words (OCWs)

The operation command words are used to change the contents of IMR, the priority of interrupt request inputs and the special mask. After the ICW are programmed into the M5M82C59AP,-2, the device is ready to accept interrupt re-

quests. There are three types of OCW_S ; explanation of each follows, and the format of OCW_S is shown in Fig. 4.

OCW1

The meaning of the bits of OCW1 are explained in Fig. 4 along with their functions. Each bit of IMR can be independently changed (set or reset) by OCW1.

OCW2

The OCW2 is used for issuing EOI commands to the M5M82C59AP and for changing the priority of the interrupt request inputs.

OCW3

The OCW3 is used for specifying special mask mode, poll mode and status register read.




Fig. 4 Operation command word format





6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 12019

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

T-52-33-17

FUNCTION OF COMMAND

Interrupt masks

The mask register contains a mask for each individual interrupt request. These interrupt masks can be changed by programming using OCW1.

Special mask mode

When an interrupt request is acknowledged and the ISR bit corresponding to the interrupt request is not reset by EOI command (which means an interrupt service routine is executing) lower priority interrupt requests are ignored.

In special mask mode interrupt requests received at interrupt request inputs which are masked by OCW1 are disabled, but interrupts at all levels that are not masked are possible. This means that in the mask mode all level of interrupts are possible or individual inputs can be selectively programmed so all interrupts at the selected inputs are disabled. The masks are stored in IMR and special mask is set/reset by executing OCW3.

Buffered mode

The buffered mode will structure the M5M82C59AP,-2 to send an enable signal on SP/EN to enable the data bus buffer, when the data bus requires the data bus buffer or when cascading mode is used. In this mode, when data bus output of the M5M82C59AP,-2 is enabled, the SP/EN output becomes low-level. This allows the M5M82C59AP,-2 to be programmed whether it is a master or a slave by software. The buffered mode is set/reset by executing ICW4.

Fully nested mode

The fully nested mode is the mode when no mode is specified and is the usual operational mode. In this mode, the priority of interrupt request terminals is fixed from the lowest IR7 to the highest IR0. When an interrupt request is acknowledged the CALL instruction and vectored address are released onto the data bus. At the same time the ISR bit corresponding to the accepted interrupt request is set. This ISR bit remains set until it is reset by the input of an EOI command or until the trailing edge of last INTA pulse in AEOI mode. While an interrupt service routine is being executed, interrupt requests of same or lower priority are disabled while the bit of ISR remains set. The priorities can be changed by OCW2.

Special fully nested mode


The special fully nested mode will be used when cascading is used and this mode will be programmed to the master by ICW4. The special fully nested mode is the same as the fully nested mode with the following two exceptions.

1. When an interrupt from a certain slave is being serviced, this slave is not locked out from the master priority logic. Higher priority interrupts within the slave will be recognized by the master and the master will initiate an interrupt request to the CPU. In general in the normal fully nested mode, a serviced slave is locked out from the master's priority, and so higher priority interrupts from the same slave are not serviced.

2. When an interrupt from a certain slave is being serviced the software must check ISR to determine if there are additional interrupts requests to be serviced. If the ISR bit is 0 the EOI command may be sent to the master too. But if it is not 0 the EOI command should not be sent to the master.

Poil mode

The poll mode is useful when the internal enable flip-flop of the microprocessor is reset, and interrupt input is disabled. Service to the device is achieved by a programmer initiative using a poll command. In the poll mode the M5M82C59AP,-2 at the next RD pulse puts 8 bits on the data bus which indicates whether there is an interrupt request and reads the priority level. The format of the information on the data bus is as shown below.



When I=0 (no interrupt request), W₂~W₀ is 111. The poll is valid from WR to RD and interrupt is frozen. This mode can be used for processing common service routines for interrupts from more than one line and does not require any INTA sequence. Poll command is issued by setting P=1 in OCW3.

End of Interrupt (EOI) and specific EOI (SEOI)

An EOI command is required by the M5M82C59AP,-2 to reset the ISR bit. So an EOI command must be issued to the M5M82C59AP,-2 before returning from an interrupt service routine.

When AEOI is selected in ICW4, the ISR bit can be reset at the trailing edge of the last INTA pulse. When AEOI is not selected the ISR bit is reset by the EOI command issued to the M5M82C59AP,-2 before returning from an interrupt service routine. When programmed in the cascade mode the EOI command must be issued to the master once and to corresponding slave once.

There are two forms of EOI command, specific EOI and nonspecific EOI. When the M5M82C59AP,-2 is used in the fully nested mode, the ISR bit being serviced is reset by the EOI command. When the non-specific EOI is issued the M5M82C59AP,-2 will automatically reset the highest ISR bit of those that are set. Other ISR bits are reset by a specific EOI and the bit to be reset is specified in the EOI by the program. The SEOI is useful in modes other than fully nested mode. When the M5M82C59AP,-2 is in special mask mode ISR bits masked in IMR are not reset by EOI. EOI and SEOI are selected when OCW2 is executed.



6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 12020

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

T-52-33-13

Automatic EOI (AEOI)

In the AEOI mode the M5M82C59AP,-2 executes nonspecific EOI command automatically at the trailing edge of the last INTA pulse. When AEOI = 1 in ICW4, the M5M82C59AP,-2 is put in AEOI mode continuously until reprogrammed in ICW4.

Automatic rotation

The automatic rotation mode is used in applications where many interrupt requests of the same level are expected such as multichannel communication systems. In this mode when an interrupt request is serviced, that request is assigned the lowest priority so that if there are other interrupt requests they will have higher priorities. This means that the next request on the interrupt request being serviced must wait until the other interrupt requests are serviced (worst case is waiting for all 7 of the other controllers to be serviced). The priority and serving status are rotated as shown in Fig. 5.




Fig. 5 An example of priority rotation

In the non-specific EOI command automatic rotation mode is selected when R=1, EOI=1, SL=0 in OCW2. The internal priority status is changed by EOI or AEOI commands. The rotation priority A flip-flop is set by R=1, EOI=0 and SL=0 which is useful when the M5M82C59AP,-2 is used in the AEOI mode.

Specific rotation

Specific rotation gives the user versatile capabilities in interrupt controlled operations. It serves in those applications in which a specific device's interrupt priority must be altered. As opposed to automatic rotation which automatically sets priorities, specific rotation is completely user controlled. That is, the user selects the interrupt level that is to receive

lowest or highest priority. Priority changes can be executed during an EOI command.

Level triggered mode/Edge triggered mode

Selection of level or edge triggered mode of the M5M82C59AP,-2 is made by ICW1, When using edge triggered mode not only is a transition from low to high required, but the high-level must be held until the first INTA. If the high-level is not held until the first INTA, the interrupt request will be treated as if it were input on 1R7, except that the ISR bit is not set. When level triggered mode is used the functions are the same as edge triggered mode except that the transition from low to high is not required to trigger the interrupt request.

In the level triggered mode and using AEOI mode together, if the high-level is held too long the interrupt will occur immediately. To avoid this situation interrupts should be kept disabled until the end of the service routine or until the IR input returns low. In the edge triggered mode this type of mistake is not possible because the interrupt request is edge triggered.

Reading the M5M82C59AP,-2 internal status

The contents of IRR and ISR can be read by the CPU with status read. When an OCW3 is issued to the M5M82C59AP,-2 and an RD pulse issued the contents of IRR or ISR can be released onto the data bus. A special command is not required to read the contents of IMR. The contents of IMR can be released onto the data bus by issuing an RD pulse when $A_0 = 1$. There is no need to issue a read register command every time the IRR or ISR is to be read. Once a read register command is received by the M5M82C59AP,-2, it remains valid until it is changed. Remember that the programmer must issue a poll command every time to check whether there is an interrupt request and read the priority level. Polling overrides status read when P=1, RR=1 in OCW3.

CASCADING

The M5M82C59AP,-2 can be interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels. A system of three units that can be used with the 8085A is shown in Fig. 6.

The master can select a slave by outputting its identification code through the three cascade lines. The INT output of each slave is connected to the master interrupt request inputs. When an interrupt request of one of the slaves is to be serviced the master outputs the identification code of the slave through the cascade lines, so the slave will release the vectored address on the next INTA pulse.

The cascade lines of the master are nomally low, and will contain the slave identification code from the leading edge of the first INTA pulse to the trailing edge of the last INTA pulse. The master and slave can be programmed to work in different modes. ICWs must be issued for each device, and EOI commands must be issued twice: once for the master and once for the corresponding slave. Each CS of the M5M82C59AP,-2 requires an address decoder.





6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 12021

CMOS PROGRAMMABLE INTERRUPT CONTROLLER




Fig. 6 Cascading the M5M82C59AP,-2




Fig. 7 Example of interface with the 8086



6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 12022

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

T-52-33-13

INSTRUCTION SET

Item					Instr	uction c	ode					Func	tion	
Number	Mnemonic	Αo	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	iCW4 required?	Intervel	Single	Trigger
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	ICWI A ICWI B ICWI C ICWI D ICWI E ICWI G ICWI H ICWI I ICWI L ICWI K ICWI N ICWI N ICWI P	000000000000000000000000000000000000000	A7 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7	A6 A6 A6 A6 A6 A6 A6 A6 A6 A6 A6 A6 A6 A	A5 A5 A5 A5 O O O O A5 A5 A5 O O O O O O	1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0	1 0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 0 0 0 0 0 0 1 1 1 1	22222224	4 4 4 8 8 8 8 4 4 4 4 4 8 8 8 8 8	Y Y Y Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	
18 19	ICW3 M	į	S ₇	S ₆	S ₅	S4 0	S₃ 0	S ₂	S ₁	S ₀	,		ns (master mode tion code (slave	
											SFNM	BUF	AEOI	8086
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	ICW4 A ICW4 B ICW4 C ICW4 D ICW4 E ICW4 G ICW4 G ICW4 I ICW4 I ICW4 I ICW4 M ICW4 N ICW4 N ICW4 N ICW4 N ICW4 NB	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000000000000000000000000000000000			0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 0	0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0	01	2222222222222222	ZZZZZZZ	22//22//22//22//22//22//22//22//	Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>Z>
52 53 54 55 56 57 58 59 60 61 62 63 64	OCW1 OCW2 E OCW2 SE OCW2 RE OCW2 R OCW2 R OCW2 R OCW3 R OCW3 P OCW3 RIS OCW3 SM OCW3 SM	1 0 0 0 0 0 0 0 0 0 0 0 0	M ₇ 0 0 1 1 0 0 0 0	M ₆ 0 1 0 1 0 0 1 0 0	M ₅ 1 1 1 0 0 0 1 0	M4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	M₃ 0 0 0 0 0 0 1 1 1	M ₂ 0 L ₂ 0 0 L ₂ 1 0 0	M ₁ 0 L ₁ 0 0 L ₁ 0 1	M°o 3°o 3°o 1°o o o	Rotate Rotate Rotate	on Non-Specific E		

Note: Y: yes, N: no, E: edge, L: level, M: master, S: slave





91D 12023

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

T-52-33-13



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	input voltage	With respect to Vss	-0.3~V _{GG} +0.3	v
Vo	Output voltage		-0.3~V _{cc} +0.3	V
Topr	Operating free-air temperature range		-20~75	τ
Tstg	Storage temperature range	•	-65~150	જ

RECOMMENDED OPERATING CONDITIONS (T_B=-20~75°C, unless otherwise noted)

Symbol	Parameter		Limits		11-14
- Oylinbur	Faidiletei	. Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		٧

$\textbf{ELECTRICAL CHARACTERISTICS} \quad (\tau_{a} = -20 \sim 75 \text{°C} \text{ , } V_{\text{CC}} = 5 \text{V} \pm 10 \text{\%}, \ V_{\text{SS}} = 0 \text{V}, \text{ unless otherwise noted})$

Symbol .	Parameter	Test conditions		Limits		
	Faianetei	rest conditions	Min	Тур	Max	Unit
V _{IH}	High-level input voltage		2		V _{cc} +0.3	٧
VIL	Low-level input voltage		-0.3		0.8	٧
VoH	High lovel output veltage	I _{OH} =-400μA	2.4			
▼он	High-level output voltage	I _{OH} =-20μA	4.4			٧
		I _{OH} =-400μA	2.4			
V _{OH(INT)}	High-level output voltage, interrupt request output	I _{OH} =-100μA	3.5			v
		I _{OH} =−20μA	4.4			
VoL	Low-level output voltage	I _{OL} =2. 2mA			0.45	V
Icc	Standby supply current from V _{CC}	V _{CC} =5, 5V, V _I =V _{CC} or GND output open			10	μА
l _{iB}	High-level input current	V _I =V _{CC}	-10		10	μА
IIL	Low-level input current	V _I =0V	-10		10	μА
loz	Off-state output current	V _{SS} =0, V _I =0~V _{CC}	-10		10	μΑ
I _{LIR1}	IR pin input current	V _i =0V	-300			μA
I _{LIR2}	IR pin input current	v _i =v _{cc}			10	μА
Ci	Input capacitance	V _{CC} =V _{SS} , f=1MH _z , 25mVrms, T ₈ =25°C			10	рF
Ci/o	Input/output capacitance	V _{CC} =V _{SS} , f=1MH _z , 25mVrms, T _A =25°C	T. 1		20	pF



6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 12024

D

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

T-52-33

TIMING REQUIREMENTS ($\tau_a = -20 \sim 75 \text{ C}$, $V_{co} = 5 \text{ V} \pm 10 \text{ W}$, $V_{ss} = 0 \text{ V}$, unless otherwise noted)

		Alternative	L	Lin	nits		
Symbol	Parameter	٠	M5M82	C59AP	M5M820	59AP-2	Ųnit
	•	symbol	Min	Max	Min	Max	
t _{W(w)}	Write pulse width	tww	290 (200)		190 (120)		ns
tsu(A-W)	Address setup time before write	t _{AHWL}	0		0		ns
th(w-A)	Address hold time after write	twhax	0		0		ns
T _{SU(DQ-W)}	Data setup time before write	tovwh	240(100)		160(100)		ns
th(w-pa)	Data hold time after write	t _{WHDX}	. 0		0		ns
t _{W(R)}	Read pulse width	t _{RLRH}	235 (200)		160		ns
t _{SU(A-R)}	Address setup time before read	t _{AHRL}	0		0		ns
th(R-A)	Address hold time after read	t _{RHAX}	0		0		ns
t _{W(IR)}	Interrupt request input width, low-level time, edge triggered mode	tшн	100		100		ns
tsu(cas-inta)	Cascade setup time after INTA (slave)	tovial	55		40		ns
t _{rec(w)}	Write recovery time	twhwL	190		190		ns
trec(n)	Read recovery time	t _{RHŘL}	160		160		ns
	End of Command to next Command (Not same Command type)		500		400		ns
td(RW)	End of INTA sequence to next INTA sequence.	t _{OHCL}	300		700		113


SWITCHING CHARACTERISTICS ($T_a = -20 \sim 75 \degree$, $V_{cc} = 5 \lor \pm 10 \%$, $V_{ss} = 0 \lor$, unless otherwise noted) (Note 2)

Symbol	Parameter	Alternative symbol	Limits				
			M5M82C59AP		M5M82C59AP-2		Unit
			Min	Max	Min	Max	
t _{PZV(R-DQ)}	Data output enable time after read	t _{RLDV}		200(170)	-	120	ns
t _{PVZ(R-DQ)}	Data output disable time after read	t _{RHDZ}	10	100	10	85	กร
t _{PZV(A-DQ)}	Data output enable time after address	t _{AHDV}		200 (170)		200 (170)	ns
t _{PHL} (R-EN)	Propagation time from read to enable signal output	t _{RLEL}		125		100	ns
t _{PLH(R-EN)}	Propagation time from read to disable signal output	‡янен	T	150		150	ns
t _{PLH} (IR-INT)	Propagation time from interrupt request input to interrupt request output	t _{інін}		350		300	ns
tplv(inta-cas)	Propagation time from INTA to cascade output (master)	tiALGV		565		360	ns
tpzy(cas-pg)	Data output enable time after cascade output (slave)	tcvpv		300		200	ns

M5M82C59AP, 2 is also invested with the extended specification showed in the brackets. INTA signal is considered read signal CS signal is considered address signal input pulse level 0. 45~2. 4V Input pulse rise time 10ns 10ns 10ns Input pulse rise time Input pulse fall time Reference level input Output

Load capacitance

V_{IH}=2V, V_{IL}=0.8V V_{OH}=2V, V_{OL}=0.8<u>V</u> C_L=100pF, where SP/EN pin is 15pF






6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 12025

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

T-52-33-13





D


M5M82C59AP,-2

6249828 MITSUBISHI(MICMPTR/MIPRC)


91D 12026

CMOS PROGRAMMABLE INTERRUPT CONTROLLER

Interrupt Sequence



Other Timing



8086, 8088 mode 8085A mode

8086, 8088 mode is in high-impedance state, pointer is <u>released</u> during the next INTA. When in single 8085A mode, data <u>is released</u> by all INTAs. When master, CALL Instruction is released during the first INTA, high impedance state <u>during</u> the second and third INTA. When slave, high impedance <u>state</u> during the first INTA, vectored address is released during the second and third INTA.

