

#### 4M x 32 SO DIMM Module

#### **Features**

- 72-Pin Small Outline Dual-In-Line Memory Module
- · Performance:

		-60	-70
t <sub>RAC</sub>	RAS Access Time	60ns	70ns
t <sub>CAC</sub>	CAS Access Time	15ns	20ns
t <sub>AA</sub>	Access Time From Address	30ns	35ns
t <sub>RC</sub>	Cycle Time	104ns	124ns
t <sub>HPC</sub>	EDO Mode Cycle Time	25ns	30ns

· High Performance CMOS process

- Manufactured with 16Mb DRAMS (4M x 4)
- Single 3.3V  $\pm$  0.3V or 5.0V  $\pm$  0.5V Power Supply
- Optimized for use in byte-write non-parity applications.
- Low active current consumption
- All inputs & outputs are LVTTL(3.3V) or TTL(5V) compatible
- · Extended Data Out (EDO) access cycle
- Refresh Modes: RAS-Only, CBR, Hidden Refresh and Self Refresh
- · 2048 refresh cycles distributed across 128ms
- 11/11 Addressing (Row/Column)
- Au contacts

#### **Description**

The IBM11S4325BP/M are 4MB industry standard 72-pin 4-byte small outline dual in-line memory modules (SO DIMMs). The modules are organized as 4Mx32 high speed memory arrays that are intended for use in 16, 32 and 64 bit applications. They are manufactured with eight 4Mx4 TSOP devices, each in a 300mil package.


The use of EDO DRAMs allows for a reduction in Page Mode cycle time from 40ns (Fast Page) to

25ns (EDO, 60ns sort). The use of TSOP packages allows tight DIMM spacing (.3" on center).

This assembly is intended for use in space constrained and/or low power applications.

The IBM 72-Pin SO DIMMs provide a high performance, flexible 4-byte interface in a 2.35" long footprint.

#### **Card Outline**







## **Pin Description**

RAS0, RAS2	Row Address Strobe
CAS0 - CAS3	Column Address Strobe
WE	Read/write Input
A0 - A10	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V <sub>cc</sub>	Power (+3.3V or +5.0V)
V <sub>SS</sub>	Ground
NC	No Connect
PD1 - PD7	Presence Detects

## **Pinout**


Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name
1	V <sub>SS</sub>	13	<b>A</b> 1	25	DQ13	37	DQ18	49	DQ20	61	V <sub>CC</sub>
2	DQ0	14	<b>A</b> 2	26	DQ14	38	DQ19	50	DQ21	62	DQ32
3	DQ1	15	АЗ	27	DQ15	39	V <sub>SS</sub>	51	DQ22	63	DQ33
4	DQ2	16	A4	28	<b>A</b> 7	40	CAS0	52	DQ23	64	DQ34
5	DQ3	17	<b>A</b> 5	29	NC	41	CAS2	53	DQ24	65	NC
6	DQ4	18	A6	30	V <sub>CC</sub>	42	CAS3	54	DQ25	66	PD2
7	DQ5	19	A10	31	A8	43	CAS1	55	NC	67	PD3
8	DQ6	20	NC	32	A9	44	RAS0	56	DQ27	68	PD4
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ28	69	PD5
10	V <sub>CC</sub>	22	DQ10	34	RAS2	46	NC	58	DQ29	70	PD6
11	PD1	23	DQ11	35	DQ16	47	WE	59	DQ31	71	PD7
12	A0	24	DQ12	36	NC	48	NC	60	DQ30	72	V <sub>SS</sub>

# **Ordering Information**

Part Number	Organization	Speed	Dimensions	Power
IBM11S4325BP-60T	4M x 32	60ns	2.35" x 1" x .1496"	3.3V
IBM11S4325BP-70T	4M x 32	70ns	2.35" x 1" x .1496"	3.3V
IBM11S4325BM-60T	4M x 32	60ns	2.35" x 1" x .1496"	5.0V
IBM11S4325BM-70T	4M x 32	70ns	2.35" x 1" x .1496"	5.0V



### **Block Diagram**



4M x 32 SO DIMM Module



### **Truth Table**

Function		RAS	CAS	WE	Row Address	Column Address	All DQ bits
Standby		Н	H→X	Х	Х	Х	High Impedance
Read		L	L	Н	Row	Col	Valid Data Out
Early-Write		L	L	L	Row	Col	Valid Data In
EDO Mode - Read: 1st Cycle		L	H→L	Н	Row	Col	Valid Data Out
Subsequent Cycles		L	H→L	Н	N/A	Col	Valid Data Out
EDO Mode - Write: 1st Cycle		L	H→L	L	Row	Col	Valid Data In
Subsequent Cycles		L	H→L	H→L	N/A	Col	Valid Data In
RAS-Only Refresh	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	L	Н	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	N/A	High Impedance
	Read	L→H→L	L	Н	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	L	Row	Col	Data In
Self Refresh		H→L	L	Н	Х	Х	High Impedance

### **Presence Detect**

Pin	-60	-70					
PD1							
PD2	NC	NC					
PD3	$V_{SS}$	$V_{SS}$					
PD4	NC	NC					
PD5	NC	$V_{SS}$					
PD6	NC	NC					
PD7	$V_{SS}$	$V_{SS}$					
1. NC= OPEN, V <sub>SS</sub> = GND							



#### **Absolute Maximum Ratings**

C	D	Ra	ting	Units	NI-4
Symbol	Parameter	3.3 Volt	5.0 Volt	Units	Notes
V <sub>CC</sub>	Power Supply Voltage	-0.5 to + 4.6	-1.0 to + 7.0	V	1
V <sub>IN</sub>	Input Voltage	-0.5 to min (V <sub>CC</sub> + 0.5, 4.6)	-0.5 to min (V <sub>CC</sub> + 0.5, 7.0)	V	1
V <sub>out</sub>	Output Voltage	-0.5 to min (V <sub>CC</sub> + 0.5, 4.6)	-0.5 to min (V <sub>CC</sub> + 0.5, 7.0)	V	1
T <sub>OPR</sub>	Operating Temperature	0 to +70	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +150	-55 to +150	°C	1
P <sub>D</sub>	Power Dissipation	3.6	5.5	W	1
I <sub>OUT</sub>	Short Circuit Output Current	50	50	mA	1

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional
operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Recommended DC Operating Conditions** (TA = 0 to 70 C)

Symbol	Parameter		3.3 Volt		5.0 Volt				
Symbol	Farameter	Min	Тур	Max	Min	Тур	Max	Units	Notes
V <sub>cc</sub>	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	٧	1
$V_{IH}$	Input High Voltage	2.0	_	V <sub>CC</sub> + 0.5		_	V <sub>CC</sub> + 0.5	٧	1, 2
$V_{IL}$	Input Low Voltage	-0.5	_	0.8	-0.5	_	0.8	٧	1, 2

<sup>1.</sup> All voltages referenced to V<sub>SS</sub>.

#### **Capacitance** (TA = 0 to +70 G VCC = 3.3V 0.3V or 5.0V 0.5V)

Symbol	Parameter	Max	Units
C <sub>I1</sub>	Input Capacitance (A0-A10)	53	pF
C <sub>I2</sub>	Input Capacitance (RAS)	40	pF
C <sub>I3</sub>	Input Capacitance (CAS)	23	pF
C <sub>14</sub>	Input Capacitance (WE)	67	pF
C <sub>I/O</sub>	Output Capacitance (DQ0-DQ34)	15	pF

<sup>2.</sup>  $V_{IH}$  may overshoot to  $V_{CC}$  + 1.2V for pulse widths of  $\leq$  4.0ns with 3.3 Volt, or  $V_{CC}$  + 2.0V for pulse widths of  $\leq$  4.0ns (or  $V_{CC}$  + 1.0V for  $\leq$  8.0ns) with 5.0 Volt. Additionally,  $V_{IL}$  may undershoot to -2.0V for pulse widths  $\leq$  4.0ns (or -1.0V for  $\leq$  8.0ns). Pulse widths measured at 50% points with amplitude measured peak to DC reference.

4M x 32 SO DIMM Module



### DC Electrical Characteristics (TA = 0 to +70 G VCC = 3.3 0.3V or 5.0 0.5V)

Committee of	Developed		3.3	Volt	5.0	Volt	Units	Notes
Symbol	Parameter		Min	Max	Min	Max	Units	Notes
	Operating Current	-60	—	1000	<u> </u>	1000		100
I <sub>CC1</sub>	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-70	_	880	—	880	mA	1, 2, 3
I <sub>CC2</sub>	Standby Current (TTL) Power Supply Standby Current (RAS = CAS ≥V <sub>IH</sub> )		<u>—</u>	8	_	8	mA	
	RAS Only Refresh Current	-60	<del>-</del>	1000	_	1000	mA	1.0
I <sub>CC3</sub>	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS ≥V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> min)	-70	_	880	—	880		1, 3
	EDO Mode Current	-60	_	920	—	920		
I <sub>CC4</sub>	Average Power Supply Current, EDO Mode $(\overline{RAS} = V_{IL}, \overline{CAS}, Address Cycling: t_{HPC} = t_{HPC} min)$	-70	_	800	—	800	mA	1, 2, 3
I <sub>CC5</sub>	Standby Current (CMOS)  Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)			1600		1600	μΑ	
	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-60	_	1000	—	1000	· mA	
I <sub>CC6</sub>		-70	—	880	—	880		1, 3
	Self Refresh Current Average Power Supply Current during Self Refresh	-60	_	1600	—	2400		
I <sub>CC7</sub>	CBR cycle with $\overline{RAS} \ge t_{RASS}$ (min); CAS held low; $\overline{WE} = V_{CC}$ - 0.2V; Addresses and $D_{IN} = V_{CC}$ - 0.2V or 0.2V.	-70	_	1600	_	2400	μА	
	Input Leakage Current	RAS	-40	+40	-40	+40		
I <sub>I(L)</sub>	Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 0.3v))$	CAS	-20	+20	-20	+20	μΑ	
	All Other Pins Not Under Test = 0V	All oth- ers	-80	+80	-80	+80		
I <sub>O(L)</sub>	Output Leakage Current ( $D_{OUT}$ is disabled, $0.0 \le V_{OUT} \le V_{CC}$ )		-10	+10	-10	+10	μΑ	
V <sub>OH</sub>	Output High Level Output "H" Level Voltage (I <sub>OUT</sub> = -2.5mA for 3.3V, or I <sub>OUT</sub> = 5.0V)	-5mA for	2.4	Vcc	2.4	V <sub>CC</sub>	٧	
V <sub>OL</sub>	Output Low Level Output "L" Level Voltage (I <sub>OUT</sub> = +2.1mA for 3.3V, or I <sub>OUT</sub> = for 5.0V)	+4.2mA	0.0	0.4	0.0	0.4	٧	

I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.
 I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
 Address can be changed once or less while RAS = V<sub>IL</sub>. In the case of I<sub>CC4</sub>, it can be changed once or less when CAS = V<sub>IH</sub>.



#### **AC Characteristics**

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \quad 0.3\text{V or } 5.0\text{V} \ 0.5\text{V})$ 

- 1. An initial pause of 200µs is required after power-up followed by 8  $\overline{RAS}$  only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles instead of 8  $\overline{RAS}$  only refresh cycles is required.
- 2. AC measurements assume  $t_T$ =2ns.
- 3. V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4. When both CASO & CAS1 or CAS2 & CAS3 go low at the same time, all 16 bits of data are read/written into the device. CASO & CAS1 or CAS2 & CAS3 (CAS's to the same DRAM) cannot be staggered within the same read/write cycle.

#### Read, Write, and Refresh Cycles (Common Parameters)

Cumbal	Parameter	-	60		70	Units	Notes
Symbol	raiametei	Min	Max	Min	Max	UIIIIS	
t <sub>RC</sub>	Random Read or Write Cycle Time	104	—	124	_	ns	
t <sub>RP</sub>	RAS Precharge Time	40	_	50	_	ns	
t <sub>CP</sub>	CAS Precharge Time	10	_	10	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	60	10K	70	10K	ns	
t <sub>CAS</sub>	CAS Pulse Width	10	10K	12	10K	ns	
t <sub>ASR</sub>	Row Address Setup Time	0	_	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	_	10	—	ns	
t <sub>ASC</sub>	Column Address Setup Time	0	—	0	—	ns	
t <sub>CAH</sub>	Column Address Hold Time	10	—	12	—	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	14	45	14	50	ns	1
t <sub>RAD</sub>	RAS to Column Address Delay Time	12	30	12	35	ns	2
t <sub>RSH</sub>	RAS Hold Time	10	—	12	_	ns	
t <sub>CSH</sub>	CAS Hold Time	50	_	55	—	ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	_	5	—	ns	
t <sub>DZC</sub>	CAS Delay Time from D <sub>IN</sub>	0	_	0	_	ns	
t⊤	Transition Time (Rise and Fall)	2	30	2	30	ns	3

<sup>1.</sup> Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only: if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled by t<sub>CAC</sub>.

<sup>2.</sup> Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAD</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled by t<sub>AA</sub>.

<sup>3.</sup> AC measurements assume t<sub>T</sub> = 2ns.



## **Write Cycle**

	December	-6	60	-7	70	Units	Notes
Symbol	Parameter	Min	Max	Min	Max	Units	
t <sub>WCS</sub>	Write Command Set Up Time	0	—	0	_	ns	·
t <sub>WCH</sub>	Write Command Hold Time	10	_	12	_	ns	
t <sub>WP</sub>	Write Command Pulse Width	10	_	12		ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	10	_	12	_	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	10	_	12	_	ns	
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0	_	0	_	ns	1
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	10	_	12	_	ns	1

<sup>1.</sup> This timing parameter is not applicable to this product, but applies to a related product in this family.

# **Read Cycle**

Cumbal	December	-60		-70		l laita	N1-4
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
t <sub>RAC</sub>	Access Time from RAS	_	60	_	70	ns	1, 2
t <sub>CAC</sub>	Access Time from CAS	<u> </u>	15	_	20	ns	1, 2
t <sub>AA</sub>	Access Time from Address	_	30	_	35	ns	1, 2
t <sub>RCS</sub>	Read Command Setup Time	0	_	0	_	ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	_	0	_	ns	3
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	_	0	_	ns	3
t <sub>RAL</sub>	Column Address to RAS Lead Time	30	_	35	_	ns	
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	_	0	_	ns	· · · · · · · · · · · · · · · · · · ·
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	15	_	20	_	ns	
t <sub>OFF</sub>	Output Buffer Turn-off Delay	_	15	_	20	ns	4

<sup>1.</sup> Measured with the specified current load and 100pF.

<sup>2.</sup> Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ .

<sup>3.</sup> Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.

<sup>4.</sup> t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.



# **Extended Data Out Cycle**

Cumbal	Parameter		-60		-70		NI-4
Symbol		Min.	Max.	Min.	Max.	Units	Notes
t <sub>HCAS</sub>	CAS Pulse Width (EDO Mode)	10	10K	12	10K	ns	
t <sub>HPC</sub>	EDO Mode Cycle Time (Read/Write)	25	—	30	_	ns	
t <sub>DOH</sub>	Data-out Hold Time from CAS	5		5		ns	
t <sub>WHZ</sub>	Output buffer Turn-Off Delay from WE	0	10	0	15	ns	
t <sub>WPZ</sub>	WE Pulse Width to Output Disable at CAS High	10	—	10	_	ns	
t <sub>CPRH</sub>	RAS Hold Time from CAS Precharge	35	_	40	_	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	_	35	_	40	ns	1
t <sub>RASP</sub>	EDO Mode RAS Pulse Width	60	125K	70	125K	ns	

# **Refresh Cycle**

C	D	-6	-60		-70		
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
t <sub>CHR</sub> (CAS Hold Time (CAS before RAS Refresh Cycle)		10	_	10	_	ns	
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>WRH</sub>	WE Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	_	5	_	ns	
t <sub>REF</sub>	Refresh Period	_	128	<u> </u>	128	ms	1

<sup>1. 2048</sup> refreshes are required every 128ms.



#### **Self Refresh Cycle**


	Parameter	-60		-70		Units	Notes
Symbol		Min.	Max.	Min.	Max.	Units	ivoles
t <sub>RASS</sub>	RAS Pulse Width During Self Refresh Cycle	100	<u> </u>	100	_	μs	1
t <sub>RPS</sub>	RAS Precharge Time During Self Refresh Cycle	104	_	124	_	ns	1
t <sub>chs</sub>	CAS Hold Time During Self Refresh Cycle	-50	_	-50	_	ns	1, 2
t <sub>CHD</sub>	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	_	350	_	μs	1, 2


<sup>1.</sup> When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.

<sup>2.</sup> If  $t_{RASS} > t_{CHD}$  (min) then  $t_{CHD}$  applies. If  $t_{RASS} \le t_{CHD}$  (min) then  $t_{CHS}$  applies.



#### Read






**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



# Write Cycle (Early Write)







**NOTE 1:** Implementing  $\overline{\text{WE}}$  at  $\overline{\text{RAS}}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



## **Extended Data Out Mode Read Cycle**






**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



# Extended Data Out Mode Read Cycle (WE Control)






**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional Doing so will facilitate compatibility with future EDO DRAMs.



## **Extended Data Out Mode Write Cycle**




: "H" or "L"

**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.




# Hidden Refresh Cycle (Read)






# **Hidden Refresh Cycle (Write)**





# Self Refresh Cycle (Sleep Mode)




: "H" or "L"

NOTE: Address is "H" or "L"


Once  $t_{RASS}$  (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."



# **RAS** Only Refresh Cycle




V<sub>OH</sub>\_\_ D<sub>OUT</sub> \_\_\_\_\_ Hi-Z \_\_\_\_\_



Note:  $\overline{WE}$ ,  $D_{IN}$  are "H" or "L"





# $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle






# **Layout Drawing**







**Note:** All dimensions are typical unless otherwise stated.

Millimeters Inches

### 4M x 32 SO DIMM Module



# **Revision Log**

Rev	Contents of Modification
8/95	Initial release of 4Mx32 EDO specification using 4Mx4 with 11/11 Addressed DRAMs.
4/96	Correct typo's.
6/97	Corrected PD table.



© International Business Machines Corp.1997

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.