




256Kx8 SRAM MODULE

FIG. 1


PIN CONFIGURATION TOP VIEW



PIN DESCRIPTION

A0-17	Address Inputs
I/O0-7	Data Input/Output
\overline{CS}	Chip Select
\overline{OE}	Output Enable
\overline{WE}	Write Enable
Vcc	+5.0V Power
Vss	Ground

BLOCK DIAGRAM



FEATURES

- Access Times 55 to 120nS
- Standard Microcircuit Drawing, 5962-93157
- MIL-STD-883 Compliant Devices Available
- JEDEC Standard 32 pin, Hermetic Ceramic DIP (Package 302)
- Military Temperature Range (-55°C to +125°C)
- Organized as 256K x 8
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Battery Back-Up Operation



ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature, Signal Voltage Relative to GND, Junction Temperature, and Supply Voltage.

TRUTH TABLE

Table with 6 columns: CS, OE, WE, Mode, Data I/O, Power. Rows show standby, read, write, and out-disable states.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, and Operating Temp.

CAPACITANCE (TA = +25°C)

Table with 5 columns: Parameter, Symbol, Condition, Max, Unit. Rows include Input capacitance and Output capacitance.

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 10 columns: Parameter, Sym, Conditions, and temperature-specific Min/Max values for -55, -70, -85, -100, and -120 degrees Celsius. Rows include Input Leakage Current, Output Leakage Current, Operating Supply Current, Standby Current, Output Low Voltage, and Output High Voltage.

NOTE: DC test conditions: VIH = VCC - 0.3V, VIL = 0.3V


DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

Table with 16 columns: Parameter, Symbol, Conditions, and temperature-specific Min/Typ/Max values for -55, -70, -85, -100, and -120 degrees Celsius. Rows include Data Retention Supply Voltage, Data Retention Current, and Current.

4 SRAM MODULES

FIG. 2 AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, and Output Timing Reference Level.

NOTES:

Vz is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Zo = 75 Ω. Vz is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.



AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle												
Read Cycle Time	t _{RC}	55		70		85		100		120		nS
Address Access Time	t _{AA}		55		70		85		100		120	nS
Output Hold from Address Change	t _{OH}	5		5		15		15		15		nS
Chip Select Access Time	t _{ACS}		55		70		85		100		120	nS
Output Enable to Output Valid	t _{OE}		40		50		55		60		60	nS
Chip Select to Output in Low Z	t _{CLZ} ¹	5		5		10		10		10		nS
Output Enable to Output in Low Z	t _{OLZ} ¹	5		5		5		5		5		nS
Chip Disable to Output in High Z	t _{CHZ} ¹		35		40		45		50		50	nS
Output Disable to Output in High Z	t _{OHZ} ¹		30		40		45		50		50	nS

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS


(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle												
Write Cycle Time	t _{WC}	55		70		85		100		120		nS
Chip Select to End of Write	t _{CW}	45		65		80		90		110		nS
Address Valid to End of Write	t _{AW}	50		50		75		75		85		nS
Data Valid to End of Write	t _{DW}	30		40		45		50		50		nS
Write Pulse Width	t _{WP}	40		40		65		70		80		nS
Address Setup Time	t _{AS}	0		0		0		0		0		nS
Address Hold Time	t _{AH}	0		0		0		0		0		nS
Output Active from End of Write	t _{OW} ¹	5		10		10		10		10		nS
Write Enable to Output in High Z	t _{WHZ} ¹	0	30	0	40	0	45	0	50	0	50	nS
Data Hold Time	t _{DH}	0		0		0		0		0		nS

1. This parameter is guaranteed by design but not tested.



FIG. 3
TIMING WAVEFORM - READ CYCLE



4
SRAM MODULES

FIG. 4
WRITE CYCLE - \overline{WE} CONTROLLED






FIG. 5
WRITE CYCLE - \overline{CS} CONTROLLED





ORDERING INFORMATION

W S 256K 8 - XXX C X



4 SRAM MODULES

Device Type	Speed	Package	SMD Number
256K x 8 SRAM	120nS	32 pin DIP	5962-93157 01HXX
256K x 8 SRAM	100nS	32 pin DIP	5962-93157 02HXX
256K x 8 SRAM	85nS	32 pin DIP	5962-93157 03HXX
256K x 8 SRAM	70nS	32 pin DIP	5962-93157 04HXX
256K x 8 SRAM	55nS	32 pin DIP	5962-93157 05HXX