

May 2006

FDD8778/FDU8778

N-Channel PowerTrench® MOSFET

25V, **35A**, **14m**Ω

Features

- Max $r_{DS(on)} = 14.0 \text{m}\Omega$ at $V_{GS} = 10 \text{V}$, $I_D = 35 \text{A}$
- Max $r_{DS(on)} = 21.0 \text{m}\Omega$ at $V_{GS} = 4.5 \text{V}$, $I_D = 33 \text{A}$
- Low gate charge: $Q_{g(TOT)} = 12.6nC(Typ)$, $V_{GS} = 10V$
- Low gate resistance
- RoHS compliant



General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\text{DS(on)}}$ and fast switching speed.


Application

- DC-DC for Desktop Computers and Servers
- VRM for Intermediate Bus Architecture









MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DS}	Drain to Source Voltage		25	V
V_{GS}	Gate to Source Voltage	±20	V	
	Drain Current -Continuous (Package Limited)		35	
I_D	-Continuous (Die Limited)		40	Α
	-Pulsed	(Note 1)	145	
E _{AS}	Single Pulse Avalanche Energy	(Note 2)	24	mJ
P_{D}	Power Dissipation		39	W
T _J , T _{STG}	Operating and Storage Temperature		-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case TO-252,TO-251	3.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient TO-252,TO-251	100	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient TO-252,1in ² copper pad area	52	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8778	FDD8778	TO-252AA	13"	12mm	2500 units
FDU8778	FDU8778	TO-251AA	N/A(Tube)	N/A	75 units
FDU8778	FDU8778_F071	TO-251AA	N/A(Tube)	N/A	75 units

Electrica	l Charac	teristics	$T_{\rm J} = 25^{\circ}$	C unless otherwise noted
-----------	----------	-----------	--------------------------	--------------------------

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	25			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		17.2		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20V,$ $V_{GS} = 0V$ $T_{J} = 150^{\circ}C$			1 250	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V			±10	μΑ

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	1.5	2.5	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		-5.3		mV/°C	
	Drain to Source On Resistance	V _{GS} = 10V, I _D = 35A		11.6	14.0		
rno.		$V_{GS} = 4.5V, I_D = 33A$		15.7	21.0	mΩ	
יטא(on)		V _{GS} = 10V, I _D = 35A T _J = 175°C		18.2	23.8	11122	

Dynamic Characteristics

C _{iss}	Input Capacitance	V = 42V V = 0V	635	845	pF
C _{oss}	Output Capacitance	V _{DS} = 13V, V _{GS} = 0V, f = 1MHz	160	215	pF
C _{rss}	Reverse Transfer Capacitance	1 - 111112	108	162	pF
R _g	Gate Resistance	f = 1MHz	1.3		Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	., ,,,,,	6	12	ns
t _r	Rise Time	V_{DD} = 13V, I_{D} = 35A V_{GS} = 10V, R_{GS} = 27 Ω	22	35	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 10V, R _{GS} = 2/12	43	69	ns
t _f	Fall Time		32	51	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V	12.6	18	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $V_{DD} = 13V$ $I_{D} = 35A$	6.7	9.4	nC
Q_{gs}	Gate to Source Gate Charge	$I_0 = 33A$ $I_q = 1.0 \text{mA}$	2.1		nC
Q_{gd}	Gate to Drain "Miller" Charge		3.2		nC

Drain-Source Diode Characteristics

V		V _{GS} = 0V, I _S = 35A	1.03	1.25	V
v_{SD}		V _{GS} = 0V, I _S = 15A	0.89	1.2	
t _{rr}	Reverse Recovery Time	I _F = 35A, di/dt = 100A/μs	25	38	ns
Q _{rr}	Reverse Recovery Charge	$I_F = 35A$, di/dt = 100A/ μ s	17	26	nC

Notes:
1: Pulse time < 300µs, Duty cycle = 2%.
2: Starting T_J = 25°C, L = 0.1mH, I_{AS} = 22A, V_{DD} = 23V, V_{GS} = 10V.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs
Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation




Figure 13. Transient Thermal Response Curve

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerEdge™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-6
Build it Now™	FRFET™	MicroFET™	QFET [®]	SuperSOT™-8
CoolFET™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GTO™	MICROWIRE™	QT Optoelectronics™	TCM™
DOME™	HiSeC™	MSX™	Quiet Series™	TinyLogic [®]
EcoSPARK™	I ² C™	MSXPro™	RapidConfigure™	TINYOPTO™
E ² CMOS™	i-Lo™	OCX™	RapidConnect™	TruTranslation™
EnSigna™	ImpliedDisconnect™	OCXPro™	µSerDes™	UHC™
FACT™	IntelliMAX™	OPTOLOGIC [®]	ScalarPump™	UltraFET [®]
FACT Quiet Series™		OPTOPLANAR™	SILENT SWITCHER®	UniFET™
Across the board. Aro	und the world TM	PACMAN™	SMART START™	VCX™
The Power Franchise	_	POP™	SPM™	Wire™
		Power247™	Stealth™	
Programmable Active	DIOOD			

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER 1TS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

	Datasheet Identification	Product Status	Definition
	Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
	Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
	No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
	Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I19