								R	EVIS	IONS										
LTR					D	ESCR	IPTI	ON					[ATE	(YR-M	D-DA)		APPR	OVED	
REV						I			-]					T		<u> </u>			
SHEET																	<u> </u>			
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30				
REV STATU				RE	٧	·														
OF SHEETS	-			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	MINA P	.n			ARED B as M.	Y Hess	-			Di	EFENS				S SU HIO			ER		
MICRO	CIRC	TIU:		CHEC	KED BY as M.	Hess														
THIS DRAWING FOR USE BY A	WING G IS A	VAILAB	BLE NTS	APPR Moni	OVED B	Y Poelki	ng			EME		ED N			GITA OCES					
AND AGENO DEPARTMENT	CIES O	F THE		DRAW:	ING AP	PROVAL 95-0	DATE 3-31													
AMSC N/A			:	REV15	SION L	EVEL				SIZ A	E		E CO			59	62-	9557	0	
										SHE	ET			1	OF	30				

DESC FORM 193


JUL 94

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E149-95

1. SCOPE

- 1.1 Scope. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Three product assurance classes consisting of space application (device class V), military high reliability (device classes M and Q), and non-traditional military (device class N) with a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". For device class N, the user is cautioned to assure that the device is appropriate for the application environment. When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes N. Q. and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01 02	80386EX 80386EX	32-bit embedded microprocessor $\frac{1}{2}$ / 32-bit embedded microprocessor $\frac{1}{2}$ /

1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
H	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
N	Certification and qualification to MIL-I-38535 with a non-traditional performance environment $\underline{\bf 3}/$
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	168	Ceramic pin grid array.

1.2.5 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes N. Q. and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The *X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

The case operating temperature, T_c , for device 01 is -55°C to +125°C, device 02 is -40°C to +125°C. The JTAG feature for this device is available however, at this time the limits have not been characterized. JTAG

limits will be added when available.

Any device outside the traditional performance environment; i.e., an operating temperature range of -55°C to +125°C and which requires hermetic packaging.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	_	REVISION LEVEL	SHEET 2

DESC FORM 193A **JUL 94**

9004708 0012131 849 🚥

DESC FORM 193A			3
DAYTON, OHIO 45444		REVISION LEVEL	SHEET
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95570
	······································		
maximum levels may degrade performance and affect reli	ability.		
4/ Stresses above the absolute maximum rating may cause p	ermanent damage	to the device. Extended c	operation at the
(Copies of the specification, standards, bulletin, and h specific acquisition functions should be obtained from the activity.)	andbook required contracting act	by manufacturers in conne ivity or as directed by th	ection with ne contracting
MIL-HDBK-780 - Standardized Military Drawings.			
MILITARY			
HANDBOOK			
MIL-BUL-103 - List of Standardized Military Drawi	ngs (SMD's).		
MILITARY			
BULLETIN			
MIL-STD-883 - Test Methods and Procedures for Mic MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	roelectronics.		
MILITARY			
STANDARDS			
MIL-I-38535 - Integrated Circuits, Manufacturing,	General Specifi	cation for.	
MILITARY			
SPECIFICATION			
2.1 Government specification, standards, bulletin, and specification, standards, bulletin, and handbook of the is of Specifications and Standards specified in the solicitat herein.	sue listed in th	at issue of the Departmen	t of Defense Index
2. APPLICABLE DOCUMENTS			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	93 per	cent	
1.5 Digital logic testing for device classes N, Q, and	<u>v</u> .		
1.4 Recommended operating conditions. Case operating temperature range Device 01	40°C	to +125°C	
Junction temperature (T_J)	X 22.0°C	W /W	
Storage temperature range	0.5 V	dc to +6.5 V dc dc to V _{CC} + 0.5 V dc	
1.3 Absolute maximum ratings. 4/			

JUL 94

9004708 0012132 785

2.2 <u>Non Government publications</u>. The following document(s) for a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Applications for copies shouldbe addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational sevices.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883. "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes N, Q, and V and herein.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.2.4 <u>Boundary Scan Instruction Codes</u>. For device 01 and 02 the boundary scan instruction codes shall be as specified on figure 5.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table 1.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes N, Q, and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 Certificate of compliance. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes N, Q, and V, the requirements of MIL-I-38535 and the requirements herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

DESC FORM 193A JUL 94

■ 9004708 0012133 611 ■

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes N, Q, and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).
 - 3.11 IEEE 1149.1 compliance. Device type 01 and 02 shall be compliant with IEEE 1149.1.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95570
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

9004708 0012134 558

Test	Symbol Conditions 1/		Group A subgroups	Device type	Limits		Unit
		4.75 V \leq V _{CC} \leq 5.25 V unless otherwise specified			Min	Max	
Input low voltage	VIL		1,2,3	All	-0.5	0.3 V _{CC}	V
Input high voltage	AIH		1,2,3	All	0.7 V _{CC}	V _{CC} +0.5	V
Output low voltage all pins except PORT3 PORT3	V _{OL}	I _{OL} = 8.0 mA I _{OL} = 16.0 mA	1,2,3	 A11 		0.40	V
Output high voltage all pins except PORT3 PORT3	∨он	I _{OH} = -8.0 mA I _{OH} = -16.0 mA	1,2,3	A11	V _{CC} -0.8		V
Input leakage current	ILI	0 ≤ V _{IN} ≤ V _{CC}	1,2,3	A11		+/-15	μΑ
Output leakage current	ILO	0.45 < V _{OUT} < V _{CC}	1,2,3	A11		+/-15	μΑ
Powerdown current	IpD		1,2,3	A11		100	μA
Idle mode current	IIDLE	25 MHz, V _{CC} = 5.25 V	4,5,6	All		85	mA
Supply current	ICC	25 MHz, V _{CC} = 5.25 V	4,5,6	A11		250	mA
Pin capacitance	cs	See 4.4.1.c	4	All		10	pF
Functional tests		 See 4.4.1.b	7,8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95570
		REVISION LEVEL	SHEET 6

DESC FORM 193A JUL 94

■ 9004708 0012135 494 **■**

Test	Symbol	Conditions $\frac{1}{2}$	Conditions $\underline{1}/$ 4.75 V \leq V _{CC} \leq 5.25 V		Device type	Limits		Unit -
		4.75 V ≤ V _{CC} ≤ 5.25 V unless otherwise specified				Min	Max	
Operating frequency		 One-half CLK2 frequ	iency	9,10,11	All	0	25	MHz
Clock period	t1	See figure 4		9,10,11	All	20		ns
Clock high time	t2a	At V _{CC} /2 <u>3</u> / See figure 4		9,10,11	All	7		ns
Clock high time	t2b	At V _{CC} - 0.8 V <u>3</u> / See figure 4		9,10,11	All	4		пѕ
Clock low time	t3a	At V _{CC} /2 <u>3</u> / See figure 4		9,10,11	All	7		ns
Clock low time	t3b	At 0.8 V <u>3</u> / See figure 4		9,10,11	All	5		ns
Clock fall time	t4	V _{CC} - 0.8 V to 0.8 V <u>3</u> / See figure 4		9,10,11	All		7	ns
Clock rise time	t5	0.8 V to V _{CC} - 0.8 V <u>3</u> / See figure 4		9,10,11	A11		7	ns
A25:1 valid delay	t6	C ₁ = 50 pF <u>4</u> / See figure 4		9,10,11	All	4	29	ns
A25:1 float delay	t7	5/ See figure 4		9,10,11	All	4	36	ns
BHE, BLE, LOCK valid delay	t8	C _L = 50 pF <u>4</u> / See figure 4		9,10,11	A11	4	29	ns
SMIACT valid delay	t8a	C _L = 50 pF <u>4</u> / See figure 4		9,10,11	A11	4	29	ns
BHE, BLE, LOCK float delay	t9	5/ See figure 4		9,10,11	All	4	30	ns
See footnotes at end of	table.							
MICROCI	TANDARD RCUIT DRAW	ING	SIZI A	Ε			5962	2-9557
		ONICS SUPPLY CENTER OHIO 45444		REV	ISION	LEVEL	SHEET	

9004708 0012136 320

T •	C. mb a l	Conditions		Group A	Device	1 5	mits	Unit
Test	Symbol	Conditions $\frac{1}{2}$ $ 4.75 \text{ V} \leq \text{V}_{CC} \leq 5$ $ \text{unless otherwise s} $.25 V pecified	subgroups		Min	Max	
M <u>/IO, D/</u> C, W/R, ADS , REFRESH valid delay	t10			9,10,11	All	4	29	ns
RD, WR valid delay	t10a		•	9,10,11	All	4	31	ns
W/ <u>R,</u> M <u>/TO</u> , D/C, RD, WR, ADS float delay	t11	5/ See figure 4		9,10,11	All	4	39	ns
D15:0 write data valid delay	t12	C _L = 50 pF <u>4</u> / See figure 4		9,10,11	All	4	31	ns
D15:0 write data float delay	t13	5/ See figure 4		9,10,11	All	4	24 	ns
HLDA valid delay	t14	C _L = 50 pF <u>4</u> / See figure 4		9,10,11	All	4	27	ns
NA set-up time	t15	See figure 4		9,10,11	All	5		ns
NA hold time	t16	See figure 4		9,10,11	A11	10		กร
READY setup time	t19	See figure 4		9,10,11	A11	9		ns
BSB setup time	t19a	See figure 4		9,10,11	All	11		ns
READY, BS8 hold time	t20	See figure 4		9,10,11	All	4		ns
D15:0 read set-up time	t21	See figure 4		9,10,11	All	7	·	ns
D15:0 read hold time	t22	See figure 4		9,10,11	A11	7		ns
See footnotes at end of t	able.	1		1		<u> </u>	<u>I</u>	
-	ANDARD CUIT DRAW	ING	SIZ	E			59	962-95570
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				. RE	VISION	LEVEL	SHI	ET 8

■ 9004708 0012137 267 ■

Test	Symbol	1/		Group A [[Limits		Unit
	<u> </u>	4.75 V \leq V _{CC} \leq 5. unless otherwise s	25 V specified			Min	Max	
Hold set-up time	t23	See figure 4		9,10,11	All	9		ns
Hold hold time	t24	See figure 4		9,10,11	All	3		ns
RESET set-up time	t25	See figure 4		9,10,11	All	8		ns
RESET hold time	t26	See figure 4		9,10,11	All	4		ns
NMI, set-up time	t27	 See figure 4	<u>6</u> /	9,10,11	All	12		ns
SMI set-up time	t27a		,	9,10,11	All	12		ns
NMI, hold time	t28	See figure 4	<u>6</u> /	9,10,11	All	6		ns
SMI hold time	t28a			9,10,11	All	6		ns
PE <u>REO</u> , ERROR, BUSY, FLT set-up time	t29	See figure 4	<u>6</u> /	9,10,11	All	6		ns
PE <u>REQ. ERROR, BUSY,</u> FLT hold time	t30			9,10,11	All	5		ns
Ready valid delay	t31	See figure 4		9,10,11	A11	4	36	ns
Ready float delay	t32	See figure 4		9,10,11	All	4	34	ns
LBA valid delay	t33	See figure 4		9,10,11	All	4	32	ns
See footnotes at end of	table.	I		l			1	<u> </u>
MICROCIA	TANDARD RCUIT DRAW	ING	SIZ	Ε			59	62-9557(
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REV	ISION	LEVEL	SHE	ET 9	

9004708 0012138 1T3 **=**

Test	Symbo1	ymbol Conditions $\frac{1}{2}$ / 4.75 V \leq V _{CC} \leq 5.25 V unless otherwise specified	Group A subgroups	Device type			Unit
			25 V ecified	сурс	Min	Max	
CS6:0, UCS valid delay	t34	See figure 4	9,10,11	All	4	39	ns
A25:1 <u>, BHE</u> , <u>BLE</u> valid to WR low	t41	See figure 4	9,10,11	A11	0		ns
CS6:0, UCS valid to MR low	t41a	See figure 4	9,10,11	All	0		ns
A25:1, BHE, BLE hold after WR high	t42	See figure 4	9,10,11	All	5		ns
UCS, CS6 <u>:0</u> hold after WR high	t42a	See figure 4	9,10,11	A11	5		ns
D1 <u>5:</u> 0 output valid to WR high	t43	See figure 4 <u>7</u> /	9,10,11	A11	3CLK2 -27		ns
D1 <u>5:</u> D output hold after WR high	t44	See figure 4	9,10,11	A11	CLK2 -10		ns
WR high to D15:0 float	t45	See figure 4 <u>5</u> /	9,10,11	All		CLK2 +10	ns
WR pulse width	t46	See figure 4	9,10,11	A11	3CLK2 -15		ns
A25:1, BHE, BLE valid to D15:0 valid	t47	See figure 4 7/	9,10,11	All		4CLK2 -36	ns
UCS, CS6:0 valid to D15:0 valid	t47a		9,10,11	All		4CLK2 -46	ns
RD low to D15:0 input	t48		9,10,11	All		3CLK2 -36	ns
D15:0 hold after RD high	t49	See figure 4	9,10,11	A11	2		ns
See footnotes at the end of	table.			•			
STA MICROCIRO	NDARD	TING	SIZE A			59	52-9557
DEFENSE ELECTROI DAYTON, (NICS SUP	PLY CENTER		VISION	LEVEL	SHE	ET 10

■ 7004708 0012139 03T ■

TABLE I. <u>Electrical performance characteristics</u> - Continued. Test Symbol Conditions Group A Device Limits Unit 1/ subgroups type $4.75 \text{ V} \leq \text{V}_{CC} \leq 5.25 \text{ V}$ unless otherwise specified Min Max See figure 4 RD high to D15:0 float t50 <u>5</u>/ 9,10,11 All 10 ns See figure 4 A25:1, BHE, BLE hold 9,10,11 0 t51 All ns after RD high UCS, CS6:0 hold t51a See figure 4 9,10,11 A11 0 ns after RD high RD pulse width t52 9,10,11 3CLK2 See figure 4 All ns -15 SYNCHRONOUS SERIAL I/O (SSIO) UNIT STXCLK, SRXCLK FREQ CLK2/8 MHz t100 See figure 4 9,10,11 A11 (master mode) See figure 4 STXCLK, SRXCLK FREQ t101 CLK2/4 or 6.25 MHz, 9,10,11 All CLK2/4 MHz (slave mode) whichever is less. STXCLK, SRXCLK low time t102 See figure 4 9,10,11 A11 3CLK2/2 ns t103 STXCLK, SRXCLK high time See figure 4 9,10,11 A11 3CLK2/2 ns STXCLK low to SSIOTX t104 9,10,11 10 See figure 4 A11 ns delay SSIORX to SRXCLK high t105 9,10,11 A11 10 See figure 4 ns set-up time SSIORX from SRXCLK hold t106 See figure 4 9,10,11 A11 10 ns time See footnotes at the end of table. SIZE 5962-95570 **STANDARD** MICROCIRCUIT DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET 11

DESC FORM 193A JUL 94

9004708 0012140 851 📟

Test Symb	Symbol Conditions 1/	Group A subgroups		Limits		Unit	
	 	4.75 V \leq V _{CC} \leq 5.25 unless otherwise spec	V cified		Min	Max	
TIMER CONTROL UNIT (TCU): IN	PUTS						
TMRCLKn frequency	t107	 See figure 4	9,10,1	L A11		8	ns
TMRCLKn low	t108	See figure 4	9,10,11	A11	60		ns
TMRCLKn high	t109	 See figure 4	9,10,1	L All	60		ns
TMRGATEn high width	t110	See figure 4	9,10,1	L All	50		ns
TMRGATEn low width	t111	See figure 4	9,10,1	A11	50		ns
TMRGATEn to TMRCLK set-up time (external TMRCLK only)	t112	See figure 4	9,10,1	L All	10		ns
TIMER CONTROL UNIT (TCU): OU	ITPUTS	<u> </u>					
TMRGATEn low to TMROUT valid	t113	See figure 4	9,10,1	L All		36	ns
TMRCLKn low to TMROUT valid	t114	See figure 4	9,10,1	1 A11		36	ns
INTERRUPT CONTROL UNIT (ICU)	: INPUTS				L,,,,,,,,,	.	
D7: <u>0 se</u> t-up time (INTA cycle 2)	t115	See figure 4	9,10,1	ı All	7		ns
D7: <u>O ho</u> ld time (INTA cycle 2)	t116	See figure 4	9,10,1	ı All	5 5		ns
INTERRUPT CONTROL UNIT (ICU)	: OUTPUTS						
CLK2 high to CAS2:0 valid	t117	See figure 4	9,10,1	1 A11		34	ns
See footnotes at the end of	table.						
	NDARD UIT DRAW	ING	SIZE			596	2-9557
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		PLY CENTER -		EVISION	LEVEL	SHEE	T 12

M 9004708 0012141 798 🗯

	TABLE I.	Electrical performan	nce characteri	<u>stics</u> - 0	ontinued.	•		
Test	Symbol	Symbol Conditions $\frac{1}{2}$ 4.75 V \leq V _{CC} \leq 5.25 V		Group A ubgroups	 Device type	Limits		Unit
		unless otherwise s	pecified			Min	Max	
DMA UNIT INPUTS								
DREQ set-up time (SYNC mode)	t118	See figure 4	!	9,10,11	A11	17		ns
DREQ hold time (SYNC mode)	t119	See figure 4		9,10,11	All	4		ns
DREQ set-up time (ASYNC mode)	t120	See figure 4		9,10,11	All	10		ns
DREQ hold time (ASYNC mode)	t121	See figure 4		9,10,11	All	10		ns
EOP set-up time (SYNC mode)	t122	See figure 4		9,10,11	All	13		ns
EOP hold time (SYNC mode)	t123	See figure 4		9,10,11	All	4		ns
EOP set-up time (ASYNC mode)	t124	See figure 4		9,10,11	All	10		ns
EOP hold time (ASYNC mode)	t125	See figure 4		9,10,11	A11	11		ns
DMA UNIT OUTPUTS			· · · · · · · · · · · · · · · · · · ·		<u> </u>			
DACK output valid delay	t126	 See figure 4		9,10,11	All	4	29	ns
EOP active delay	t127	See figure 4	1	9,10,11	A11	4	30	ns
EOP float delay	t128	See figure 4 <u>5</u> /		9,10,11	ΓſΑ	4	33	ns
JTAG TEST-LOGIC UNIT		<u> </u>			<u> </u>			
TCK frequency	t129	 See figure 4		9,10,11	All		10	MHz
See footnotes at the end of	f table.	1	I		I			
STA MICROCIRO DEFENSE ELECTRO	NDARD UIT DRAW	ING	SIZE A				596	2-95570
DAYTON,				REV	ISION	LEVEL	SHEE	13

9004708 0012142 624

Notes:

- 1/2 The case temperature range (T_C), for device 01 is -55°C to +125°C, for device 02 is -40°C to +125°C. All testing to be performed using worst case test conditions unless otherwise specified.
- 2/ Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.
- 3/ These are not tested. They are guaranteed by characterization.
- 4/ Tested with CL set at 50 pF.
- 5/ Float condition occurs when maximum output current becomes less than ILO in magnitude. Float delay is not fully tested.
- 6/ These inputs may be asynchronous to CLK2. The set-up and hold specifications are given for testing purposes to ensure recognition within a specific CLK2 period.
- 7/ These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.


STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL
SHEET

DESC FORM 193A JUL 94

9004708 0012143 560



	Family:	Ceramic	oin grid a	array pack	age	
Symbol	Inc	hes	Millimeters			
	Min	Max	Min	Max	Notes	
А	.140	.180	3.56	4.57		
A ₁	.025	.045	0.64	1.14		
A ₂	.110	.140	0.23	0.30	Solid lid	
A3	.045	.055	1.14	1.40	Solid lid	
В	.017	.020	0.43	0.51		
D	1.740	1.780	44.19	45.21		
D ₁	1.595	1.605	40.51	40.77		
e ₁	.090	.110	2.29	2.79		
L	.100	.130	2.54	3.30		
N	1	68		168		
s_1	.060	.100	1.52	2.54		
ISSUE	IWS 11	/29/88		*		

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95570
		REVISION LEVEL	SHEET 15


□ 9004708 0012144 4T?


Case outline X Terminal Ter	Terminal number Q10 Q11 Q12 Q13 Q14 Q15	Terminal
Terminal Terminal Terminal Terminal Terminal Terminal Terminal Terminal Terminal	010 011 012 013 014 015	SMIACT P2.1/CS1 P2.2/CS2 DACKO/CS5
A2 NC C10 A5 J16 V _{SS} A3 A19 C11 A2 J17 V _{CC} A4 A16/CASO C12 A1 K1 P3.2/INTO A5 A14 C13 BLE K2 P3.3/INT1	Q11 Q12 Q13 Q14 Q15	P2.1/ <u>CS</u> 1 P2.2/ <u>CS2</u> DACKO/CS5
A3 A19 C11 A2 J17 VCC A4 A16/CASO C12 A1 K1 P3.2/INTO A5 A14 C13 BLE K2 P3.3/INT1 A5	Q12 Q13 Q14 Q15	DACKO/CS5
A5 A14 C13 BLE K2 P3.3/INT1	Q14 Q15	
AC N	015	NC NC
A7 A10 C15 NC K15 D9	Q16 Q17	V _{CC}
A8 A7 C16 V _{CC} K16 V _{CC} K16 A9 V _{CC} C17 NC K17 V _{SS} K10 V _{SS} D1 A24 L1 P3.4/INT2	R1 R2	INT6/TMRCLK1
A11 A4 D2 NC L2 P3.5/INT3	R3	VCC
A12 VCC D3 VSS L3 P3.6/PWRDOWN	R4	PI.1/RRSO
A13 NA D15 V _{SS} L15 D6	R5	P1.4/RIO
A14 BHE D16 D7C L16 D7 A15 WR D17 TMS L17 D8	R6 R7	VSS P1.7/HLDA
A16 RD E1 P3.0/TIMEROUTO M1 V _{CC} A17 BS8 E2 A25 M2 V _{SS}	R8 R9	WDTOUT V _{SS}
B1 NC E3 A23 M3 P3.7/COMCLK	R10	TRST
B2 A21 E15 W/R M15 D2 B3 V _{CC} E16 TD0 M16 V _{SS}	R11 R12	P2.0/CS0 V _{SS} P2.4/ <u>CS4</u>
B3	R13 R14	P2.4/CS4 P2.6/TXD0
B6 VSS F2 VSS N2 NMI	R15	i v _{cc}
B7 A11 F3 SMI N3 ERROR/TMROUT2 B8 A8 F15 M/IO N15 LBA	R16 R17	UCS NC
B9 V _{SS} F16 V _{SS} N16 D4	S1 S2	INT7/TMRGATE1
B11 A3 G1 DTR1/SRXCLK P1 BUSY/TMRGATE2	S3	P1.0/DCD0
B12 V _{SS} G2 TCK P2 INT4/TMRCLKO	S4	P1.3/DSR0
B13 ADS G3 P3.1/TIMEROUT1 P3 VSS B14 NC G15 D15 P15 VSS B15 NC G16 D14 P16 D0	S5 S6	P1.6/HOLD V _{CC}
R16 NC G17 D13 P17 D3	\$7 \$8	V _{CC} DACK1/TXD1 EOP/CTS1
B17 READY H1 VSS Q1 INT5/TMRGATEO	S9 S10	V _{CC} DRQ1/RXD1
C2 V _{CC} H3 RI1/SŠIORX Q3 NČ	S11 S12	Vcc
C4 V _{SS} H16 D11 Q5 P1.2/DTRO	S13	VCC P2.3/CS3
C6 A13 J1 VCC Q7 RESET	S14 S15	P2.5/RXD0 P2.7/CTS0
C7 A12 J2 VSS Q8 CLK2 C8 A9 J3 RTS1/SS10TX Q9 DRQ0/DCD1	S16 S17	CS6/REFRESH

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

■ 9004708 0012145 333 ■






CLK2 WAVEFORM

 $A = V_{CC} - 0.8 \text{ FOR } V_{CC} = 4.75 - 5.25$

 $B = V_{CC}/2$ C = 0.8 V




Output valid delay timing

FIGURE 4. Timing waveforms.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A JUL 94


- 106 P004708 0012147 106 E




■ 9004708 0012148 042 ■




■ 9004708 0012149 T89 **■**



JUL 94 ■ 9004708 0012150 ?TO ■



DRIVE LEVELS AND MEASUREMENT POINTS FOR AC SPECIFICATIONS



AC TEST LOADS

 $C_L = 50 pF$

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

DESC FORM 193A JUL 94

9004708 0012151 637

Instruction code	Instruction name
0000	EXTEST
0001	SAMPRE
0010	I CODE
0011	PRIVATE
0100	PRIVATE
0101	PRIVATE
0110	PRIVATE
0111	PRIVATE
1000	HIGHZ
1001	INTEST
1010	PRIVATE
1011	PRIVATE
1100	PRIVATE
1101	PRIVATE
1110	PRIVATE
1111	BYPASS

FIGURE 5. Boundry scan instruction codes.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95570
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

9004708 0012152 573 **=**

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes N, Q, and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes N, Q, and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection for device classes N, Q, and V. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing. For device classes Q and V only, the electrical subgroup requirements specified in Table II herein are the baseline requirements but may be modified in the device manufacturers approved QM plan.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class N, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroup 4 (C_S measurement) shall be measured only for the initial test and after process or design changes which may affect input or output capacitance. Test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24

DESC FORM 193A JUL 94

■ 9004708 0012153 40T ■

TABLE II. Electrical test requirements.

Test requirements	Subgroups Subgroups (in accordance with MIL-I-3853 MIL-STD-883, TM 5005, table I)		35, table III)	
	Device class M	Device class N	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9		
Final electrical parameters (see 4.2)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 4, 5, 6, 7, 8, 9 <u>1</u> / 10, 11	2. 3, 5, 6, 8, 10, 11 <u>1</u> /	2, 3, 5, 6, 8, 10, 11 <u>2</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11		1, 2, 3, 4, 5, 6, 7, 8, 9, 10,	
Group C end-point electrical parameters (see 4.4)	2, 8, 10	2, 8a, 10	2, 8a, 10	2, 8, 10
Group D end-point electrical parameters (see 4.4)	2, 8, 10	2, 8a, 10	2, 8a, 10	2, 8, 10
Group E end-point electrical parameters (see 4.4)				

 $[\]frac{1}{2}$ / PDA applies to subgroup 1 (I_{CC} only). $\frac{1}{2}$ / PDA applies to subgroups 1 and 7.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-983.
- 4.4.2.2 <u>Additional criteria for device classes N, Q, and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95570
		REVISION LEVEL	SHEET 25

S 9004708 0012154 346 🖿

- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes N, Q, and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25$ °C ± 5 °C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes N, Q, and V.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton. Ohio 45444-5270, or telephone $(513) \ 296-5377$.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:

<u>Symbol</u>	TypeName and function	<u>on</u>
A25:1	0	Address Bus outputs physical memory or port I/O addresses. These signals are valid when $\overline{\text{ADS}}$ is active and remain valid until the next T1, T2P, or Ti. During HOLD cycles they are driven to a high-impedance state. Al8:16 are multiplexed with CAS2:0.
ADS	0	Address Status indicates that the processor is driving a valid bus-cycle definition and address (W/R , D/C , $M/\overline{10}$, A25:1, \overline{BHE} , \overline{BLE}) onto its pins.
BHE	0	Byte High Enable indicates that the processor is transferring a high data byte.
BLE	0	Byte Low Enable indicates that the processor is transferring a low data byte.
BS8	I	Bus Size indicates that an 8-bit device is currently being addressed.
BUSY	I	Busy indicates that the math coprocessor is busy. If BUSY is sampled low at the falling edge of RESET, the processor performs an internal self test. BUSY is multiplexed with TMRGATE2.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95570
		REVISION LEVEL	SHEET 26

DESC FORM 193A JUL 94

■ 9004708 0012155 282 ■

Symbol	Туре	Name and function	-				
CAS2:0	0	Cascade Address carries the module during interrupt ac	ne slave address cknowledge bus cy	information from the 8259 cles. CAS2:0 are multiple	A master interrupt exed with A18:16.		
CLK2	ST	Clock Input is connected the device.	Clock Input is connected to an external clock that provides the fundamental timing for the device.				
COMCLK	I	Serial Communications Baud serial port. COMCLK is mu	Serial Communications Baud Clock is an alternate clock source for the asynchronous serial port. COMCLK is multiplexed with P3.7.				
CTS1:0	I	port's RXD1 and RXD0 pin,_	Clear to Send 1 and 0 prevent the transmission of data to the asynchronous serial port's RXD1 and RXD0 pin, respectively. CTS1 is multiplexed with EOP and CTOS is multiplexed with P2.7. CTS1 requires an external pull-up resistor.				
D15:0	1/0	Data Bus inputs data during me and outputs data during me driven during phase 2 of 1 Ti. During reads, data is	emory and I/O wri 1 and remains ac	te cycles. During writes tive until phase 2 of the	, this bus is		
DACK1:0	0	DMA Acknowledge 1 and 0 si acknowledged the correspor multiplexed with TXD1, and	nding DMA request	and is relinquishing the			
D/C	0	Data/Control indicates whe read or write) or a contro					
DCD1:0	I	correspon <u>ding</u> asynchronous	Data Carrier Detect SIO1 and SIOO indicate that the modem o <u>r da</u> ta set has detected the correspon <u>ding</u> asynchronous serial channel's data carrier. DCD1 is multiplexed with DRQO and DCDO is multiplexed with P1.0.				
DRQ1:0	I	DMA External Request 1 and multiplexed with RXD1 and	DMA External Request 1 and 0 indicate that a periph <u>eral</u> requires DMA service. DRQ1 is multiplexed with RXD1 and DRQ0 is multiplexed with DCD1.				
DSR1:0	I	a communicati <u>on l</u> ink with	Data Set Ready SIO1 and SIO0 indicate that the modem or data set is ready to establish a communication link with the corresponding asynchronous serial channel. $\overline{\text{DSRI}}$ is not multiplexed; $\overline{\text{DSRO}}$ is multiplexed with P1.3.				
DTR1:0	0	channel is ready to establ	Data Terminal Ready S101 and S100 indicate that the corresponding asynchronous serial channel is ready to establish a communication link with the modem data set. $\overline{\text{DTR1}}$ is multiplexed with SRXCLK, and $\overline{\text{DTR0}}$ is multiplexed with P1.2.				
EOP	I/0D		End of Process indicates that the processor has reached ter <u>min</u> al count during a DMA <u>tran</u> sfer. An external device can also pull this pin low. EOP is multiplexed with CTS1.				
ERROR	I	Error indicates that the math coprocessor has an error condition. ERROR is multiplexed with TMROUT2.					
FLT	I	Float forces all bidirecti state.	Float forces all bidirectional and output signals, including HKDA, to a high-impedance				
CS6:0							
HLDA 0 Bus Hold Acknowledge indicates that the processor has surrendered control of its local bus to another bus master. HLDA remains active until HOLD is deasserted. HLDA is multiplexed with P1.7.							
HOLD	Ī	Bus Hold Request allows an active indicates that bus					
Deepn	MICROCIRC	NDARD CUIT DRAWING	SIZE A		5962-95570		
Dec en		NICS SUPPLY CENTER OHIO 45444		REVISION LEVEL	SHEET 27		

■ 9004708 0012156 119 **■**

Symbol	<u>Туре</u>	Name and function					
INT7:0	I	current program and them ex as follows: INT7 with TMRG	Interrupt Requests are maskable inputs that cause the CPU to suspend execution of the current program and then execute an interrupt acknowledge cycle. They are multiplexed as follows: INT7 with TMRGATE1, INT6 with TMRCLK1, INT5 with TMRGATE0, INT4 with TMRCLK0, and INT3:0 with P3.5:2.				
LBA	0	terminate a hus transaction	Local Bus Access is asserted whenever the processor provides the $\overline{\text{READY}}$ signal to terminate a bus transaction. This occurs when an internal perpheral address is accessed or when the chip-select unit provides the $\overline{\text{READY}}$ signal.				
LOCK	0	Bus Lock prevents other bus multiplexed with P1.5	masters from ga	ining control of the syste	em bus. LOCK is		
M/10	0	Memory/ $\underline{10}$ indicates whether When $\overline{M/10}$ is high, the bus an I/O cycle.	the current bus cycle is a memor	cycle is a me <u>mory</u> cycle o y cycle; when M/IO is low	or an I/O cycle. , the bus cycle is		
NA	I	Next Address requests addre	ess pipelining.				
NMI	ST	Non-Maskable Interrupt Requexecution of the current pr	uest is a nonmask rogram and execut	able input that causes the e an interrupt acknowledge	e CPU to suspend e cycle.		
PEREQ	I	Processor Extension Request to the processor. PEREQ is	t indicates that multiplexed wit	the math coprocessor has of TMRCLK2.	data to transfer		
P1.7:0	1/0	follows: P1.7 with HLDA, F	Port 1, Pins 7:0 are multipurpose bidirectional port pins. They are multiplexed as follows: P1.7 with HLDA, P1.6 with HOLD, P1.5 with LOCK, P1.4 with RTO, P1.3 with DSRO, P1.2 with DTRO, P1.1 with RTSO, and P1.0 with DCDO.				
P2.7:0	1/0	Port 2, Pins 7:0 are <u>mul</u> tipe follows: P2.7 with CTSO, F	Port 2, Pins 7:0 are <u>mul</u> tipurpose bidirectional port pins. They are multi <u>plexed</u> as follows: P2.7 with CTSO, P2.6 with TXDO, P2.5 with RXDO, and P2.4:0 with GCS4:0.				
P3.7:0	1/0	Port 3, Pins 7:0 are multipe follows: P3.7 with COMCLK, TMROUT1:0.	Port 3, Pins 7:0 are multipurpose bidirectional port pins. They are multiplexed as follows: P3.7 with COMCLK, P3.6 with PWRDOWN, P3.5:2 with INT3:0, and P3.1:0 with TMROUT1:0.				
PWRDOWN	0	Powerdown indicates that the with P3.6.	Powerdown indicates that the processor is in powerdown mode. PWRDOWN is multiplexed with $P3.6$.				
READY	1/00	an internal signal can driv	Ready indicates that the current bus transaction has completed. An external device or an internal signal can drive READY. Internally, the chip-select waitstate logic can generate the ready signal and drive the READY pin active.				
RESET	S T	Reset suspends any operation state.	Reset suspends any operation in progress and places the processor into a known reset state.				
RD	0	Read Enable indicates that	the current bus	cycle is a read cycle.			
REFRESH	0	Refresh indicates that the	current bus cycl	le is a refresh cycle.			
RI1:0	I	Ring Indicator SIO1 and SII telephone ringing signal. P1.4.	Ring Indicator SI01 and SI00 indicate that the modem or data set has received a telephone ringing signal. RI1 is multiplexed with SSIORX, and RIO is multiplexed with				
RTS1:0	0	channel is ready to exchan	Request-to-Send SI01 and SI00 indicate that the corresponding a <u>synchronous</u> serial channel is ready to exchange data with the modem or data set. RTS1 is multiplexed with SSIOTX, and \overline{RTSQ} is multiplexed with P1.1.				
RXD1:0	I	Receive Data SI01 and SI00 corresponding asynchronous multiplexed with P2.5.	accept serial de serial channel.	ata from the modem or data RXD1 is multiplexed with	set to the DRQ1, and RXD0 is		
	MICROCIRO	ANDARD CUIT DRAWING	SIZE A		5962-95570		
DEFE	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	SHEET 28		

9004708 0012157 055

	Type	Name and function			
SMI	ST	System Management Interrupt invokes System Management Mode (SMM). SMI is the highest priority interrupt. It is latched on its falling edge and it forces the CPU into SMM upon completion of the current instruction. SMI is recognized on an instruction boundary and at each iteration for repeat string instructions. SMI cannot interrupt LOCKed bus cycles or a currently executing SMM. If the processor receives a second SMI while it is in SMM, it will latch the second SMI on the SMI falling edge. However, the processor must exit SMM by executing a Resume instruction (RSM) before it can service the second SMI.			
SMIACT	0	System Management Interrupt Active indicates that the processor is operating in System Management Mode (SMM). It is asserted when the processor initiates an SMM sequence and remains asserted (low) until the processor executes the Resume instruction(RSM).			
SRXCLK	1/0	SSIO Receive Clock synchronizes data being accepted by the synchronous serial port. SSIORX is multiplexed with $\overline{\rm DTR1}$			
STXCLK	1/0	SSIO Transmit Clock synchronizes data being sent by the synchronous serial port. STXCLK is multiplexed with $\overline{\text{DTR1}}$			
SSIORX	I	SSIO Receive Serial Data accepts serial data (most-significant bit first) being sent to the synchronous serial port. SSIORX is multiplexed with RI1.			
SS10TX	0	SSIO Transmit Serial Data sends serial data (most-significant bit first) from the synchronous serial port. SSIOTX is multiplexed with RTS1.			
TOK	I	JTAG TAP (Test Access Port) Controller Clock provides the clock input for the JTAG logic.			
TDI	I	JTAG TAP (Test Access Port) Controller Data Input is the serial input for test instructions and data.			
TDO	0	JTAG TAP (Test Access Port) Controller Data Output is the serial output for test instructions and data.			
TMRCLK2:0	I	Timer/Counter Clock Inputs provide the output of the corresponding timer/counter. (The timer/counters can also be clocked internally.) TMRCLK2 is multiplexed with PEREQ; TMRCLK1, with INT6; and TMRCLK0, with INT4.			
TMRGATE2:0	I	Timer/Counter Gate Inputs can control the corresponding timer/counter's counting (enable, disable, or trigger, depending on the programmed mode). (Alternatively, a V _{CC} pin can serve this function.) TMRGATE2 is multiplexed with BUSY; TMRGATE1, with INT7; and TMRGATE0, with INT5.			
TMROUT2:0	0	Timer/Counter Outputs provide the output of the corresponding timer/counter. The form of the output depends on the programmed mode. TMROUT2 is multiplexed with ERROR; TMROUT1, with P3.1; and TMROUT0, with P3.0.			
THS	I	JTAG TAP (Test Access Port) Controller Mode Select controls the sequence of the TAP controller's states.			
TRST	ST	JTAG TAP (Test Access Port) Controller Rest resets the TAP controller at power-up.			
TXD1:0	0	Transmit Data SSI01/SSI00 transmits serial data from the individual serial channel. TXD1 is multiplexed with DACK1 and TXD0 is multiplexed with P2.6.			
ucs	0	Upper Chip Select is activated when the address of a memory or ${\rm I/O}$ bus cycle is within the address region programmed by the user.			

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95570
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

■ 9004708 0012158 T91 **■**

Symbol	Type	Name and function
v _{cc}	Р	System Power provides the nominal dc supply input. Connected externally to a $\mbox{V}_{\mbox{\scriptsize CC}}$ board plane.
V _{SS}	G	System Ground provides the OV connection from which all inputs and outputs are measured. Connected externally to a ground board plane.
WDTOUT	0	Watchdog Timer Output indicates that the watchdog timer has expired.
₩/R	0	Write/Read indicates whether the current bus cycle is a write cycle or a read cycle. When W/R is high, the bus cycle is a write cycle; when W/R is low, the bus cycle is a read cycle.
WR	0	Write Enable indicates that the current bus cycle is a write cycle.
I 0 1/0 1/0D ST P G	Standard CMC Input and Ou Input and Op	OS Input signal. OS Output signal. OS Output signal. Otput signal. Otput signal. Otput signal. Otput signal. Otput signal.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document listing
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML~38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(N, Q, or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 Sources of supply for device classes N, Q, and V. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95570
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 30

DESC FORM 193A JUL 94

9004708 0012159 928 **=**