


## CMOS 16-bit Single Chip Microcomputer

### Description

The CXP974F096 is a CMOS 16-bit microcomputer integrating on a single chip an A/D converter, serial interface, I<sup>2</sup>C bus interface, timer, PWM output circuit, programmable pattern generator, remote control receive circuit, parallel interface, FLASH ROM interface, and as well as basic configurations like a 16-bit CPU, FLASH EEPROM, RAM, and I/O port.

This LSI also provides the sleep/stop functions that enable lower power consumption.

100 pin QFP (Plastic)      100 pin LQFP (Plastic)



### Features


- An efficient instruction set as a controller
  - Direct addressing, numerous abbreviated forms, multiplication and division instructions
- Instruction sets for C language and RTOS
  - Highly quadratic instruction system, general-purpose register of 16-bit × 8-pin × 16-bank configuration
- Minimum instruction cycle      58.8ns at 34MHz operation (3.0 to 3.6V)  
                                      66.7ns at 30MHz operation (2.7 to 3.6V)
- Incorporated FLASH EEPROM capacity      384K bytes
- Incorporated RAM capacity      23.5K bytes
- Peripheral functions
  - A/D converter      8-bit 12-analog input, successive approximation system, 3-stage FIFO (Conversion time: 1.55µs at 40MHz)
  - Serial interface      Asynchronous serial interface (UART)
  - I<sup>2</sup>C bus interface      128-byte buffer RAM, 3 channels
  - Timers      64-byte buffer RAM (supports master/slave and automatic transfer mode)
  - PWM output circuit      8-bit timer/counter, 2 channels (with timing output)
  - Programmable pattern generator      16-bit capture timer/counter (with timing output)
  - Remote control receive circuit      16-bit timer, 4 channels, watchdog timer
  - Parallel interface      14-bit PWM, 4 channels (2-channel of binary output switch function by PPG)
  - 16-bit output, 64-byte buffer RAM, 1 channel
  - 8-bit pulse measurement counter, 10-stage FIFO
  - External register interface (8-bit parallel bus), 4-chip select
- Interruption      33 factors, 33 vectors, multi-interruption and priority selection possible
- Standby mode      Sleep/stop
- Package
  - 100-pin plastic QFP
  - 100-pin plastic LQFP
- Piggy/evaluation chip      CXP971000
- Mask ROM      CXP974096


### Structure

Silicon gate CMOS IC


Purchase of Sony's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



**Pin Assignment 1 (Top View) 100-pin QFP package**


- Note)**
1. V<sub>PP</sub> (Pin 88) must be connected to NC for Mask ROM.
  2. V<sub>ss</sub> and AV<sub>ss</sub> (Pins 15, 41, 57, 70 and 90) must be connected to GND.
  3. V<sub>dd</sub> and AV<sub>dd</sub> (Pins 44, 72 and 89) must be connected to V<sub>dd</sub>.

**Pin Assignment 2 (Top View) 100-pin LQFP package**


- Note)**
1. VPP (Pin 86) must be connected to NC for Mask ROM.
  2. Vss and AVss (Pins 13, 39, 55, 68 and 88) must be connected to GND.
  3. VDD and AVDD (Pins 42, 70 and 87) must be connected to VDD.

**Pin Functions**






Symbol	I/O	Functions				
PA0/A0 to PA7/A7	Output / Output	(Port A) 8-bit output port. (8 pins)	External register interface address bus port output data value and OR output. (8 pins)			
PB0/PPO00/ A8 to PB7/PPO07/ A15	Output / Output / Output	(Port B) 8-bit output port. PPO value and OR output. (8 pins)	External register interface address bus. Address width can be extended in 1-bit units. (8 pins)			
PC0/PPO08 to PC3/PPO11	I/O / Output	(Port C) 8-bit I/O port. I/O can be specified in 1-bit units. PPO value and OR output. (8 pins)				
PC4/PPO12/ XCS3 to PC7/PPO15/ XCS0	I/O / Output / Output	Programmable pattern generator outputs. (16 pins)				
PD0/D0/ KS12 to PD7/D7/ KS19	I/O / I/O / Input	(Port D) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	External register interface data bus. (8 pins)	Standby release input function can be specified in 1-bit units. (8 pins)		
PE0/INT0 to PE6/INT6	I/O / Input	(Port E) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	External interrupt inputs. (8 pins)			
PE7/INT7/ CINT	I/O / Input / Input		External capture input for 16-bit capture timer/counter.			
PF0/EC0 PF1/EC2	Input / Input	(Port F) 8-bit port. Lower 6 bits are for input; upper 2 bits are for output. (8 pins)	External event inputs for 8-bit timer/counter. (2 pins)			
PF2/SCS1/ NMI	Input / Input / Input		Serial chip select (CH1) input.	Non-maskable external interrupt input.		
PF3/SI1	Input / Input		Serial data (CH1) input.			
PF4/SO1	Input / Output		Serial data (CH1) output.			
PF5/SCK1	Input / I/O		Serial clock (CH1) I/O.			
PF6/T1	Output / Output		8-bit timer/counter output.			
PF7/T2	Output / Output		16-bit capture timer/counter timing output.			
PG0/PWM0 to PG1/PWM1	Output / Output	(Port G) 8-bit port. Lower 4 bits are for output; upper 4 bits are for I/O. Upper 4 bits can be specified in 1-bit units. (8 pins)	14-bit PWM output with output value switch control by programmable pattern generator. (2 pins)			
PG2/PWM2 PG3/PWM3	Output / Output		14-bit PWM output. (2 pins)			
PG4/SCS0	I/O / Input		Serial chip select (CH0) input.			
PG5/SI0	I/O / Input		Serial data (CH0) input.			
PG6/SO0	I/O / Output		Serial data (CH0) output.			
PG7/SCK0	I/O / I/O		Serial clock (CH0) I/O.			




Symbol	I/O	Functions	
PH0/SDA	Output / I/O	(Port H) 8-bit port. Lower 2 bits are for large current N-ch open drain outputs; medium 4 bits are for I/O; upper 2 bits are for output. Medium 4 bits can be specified in 1-bit units. (8 pins)	I <sup>2</sup> C bus interface data I/O.
PH1/SCL	Output / I/O		I <sup>2</sup> C bus interface clock I/O.
PH2/RxD	I/O / Input		UART reception data input. (common with data reception during on-board rewrite boot mode)
PH3/TxD	I/O / Output		UART transmission data output. (common with data transmission during on-board rewrite boot mode)
PH4/RMC	I/O / Input		Remote control signal input.
PH5/TETC	I/O / Input		On-board rewrite boot mode setting. (Total 3 pins)
PH6/XWR	Output / Output		External register interface write signal.
PH7/XRD	Output / Output		External register interface read signal.
PI0/SCS2	I/O / Input	(Port I) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	Serial chip select (CH2) input.
PI1/SI2	I/O / Input		Serial data (CH2) input.
PI2/SO2	I/O / Output		Serial data (CH2) output.
PI3/SCK2	I/O / I/O		Serial clock (CH2) I/O.
PI4/AN0/ KS0 to PI7/AN3/ KS3	I/O / Input / Input		Analog input for A/D converter. (12 pins)
PJ0/AN4/ KS4 to PJ7/AN11/ KS11	I/O / Input / Input	(Port J) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	Standby release input function can be specified in 1-bit units. (12 pins)
PK0 to PK2	I/O		
PK3/ADTEN	I/O / Input		A/D converter operation enable input by external trigger.
PK4/ADTRG	I/O / Input		External trigger input for A/D converter.
PK5/TETB	Output / Input		On-board rewrite boot mode setting. (Total 3 pins)
PK6/TETA	Output / Input		
EXTAL	Input	Connects a crystal for main clock oscillation. (When the clock is supplied externally, input it to EXTAL and input an opposite phase clock to XTAL.)	
XTAL			
RST	Input	System reset. Active at "L" level.	
AV <sub>DD</sub>		Positive power supply for A/D converter. (Must be the same voltage with V <sub>DD</sub> .)	
AV <sub>REF</sub>	Input	Reference voltage input for A/D converter. (Must be the same voltage with V <sub>DD</sub> .)	
AVss		GND for A/D converter.	
V <sub>PP</sub>		Positive power supply for FLASH EEPROM rewrite.	
V <sub>DD</sub>		Positive power supply. (Connect both V <sub>DD</sub> pins to positive power supply.)	
V <sub>ss</sub>		GND (Connect all four V <sub>ss</sub> pins to GND.)	




## I/O Circuit Format for Pins




Pin	Circuit format	After a reset
PA0/A0 to PA7/A7		Hi-Z
PB0/PPO00/A8 to PB7/PPO07/ A15		Hi-Z
PC0/PPO08 to PC3/PPO11		Hi-Z

Pin	Circuit format	After a reset
PC4/PPO12/ XCS3 to PC7/PPO15/ XCS0	<p>XCS output setting ("0" after a reset) XCS3 to XCS0 → 1 MPX PPO12 to PPO15 → 0 PC register ("0" after a reset) PCD register ("0" after a reset) Internal data bus RD</p>	Hi-Z
PD0/D0/KS12 to PD7/D7/ KS19	<p>WR (external register area) Internal data bus → External register I/F External register operation enable CLR → PD register ("0" after a reset) CLR → PDD register ("0" after a reset) Internal data bus ← RD Standby release ← Internal data bus ← External register I/F RD (external register area) External register operation enable * Large current drive 5mA (VDD = 2.7 to 3.6V)</p>	Hi-Z
PE0/INT0 to PE7/INT7/ CINT	<p>PE register (Undefined after a reset) PED register ("0" after a reset) Internal data bus ← RD INT0 to INT7/CINT ← CMOS Schmitt input</p>	Hi-Z




Pin	Circuit format	After a reset
PF0/ $\overline{EC0}$ PF1/ $\overline{EC2}$	 <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p>	Hi-Z
PF2/ $\overline{SCS1}$ / NMI	 <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p> <p>PFSL register ("0" after a reset)</p> <p>NMI input enable ("0" after a reset)</p>	Hi-Z
PF3/SI1	 <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p> <p>PFSL register ("0" after a reset)</p>	Hi-Z
PF4/SO1	 <p>SO1</p> <p>SO1 output enable</p> <p>PFSL register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>IP</p>	Hi-Z
PF5/ $\overline{SCK1}$	 <p>SCK1</p> <p>SCK1 output enable</p> <p>PFSL register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p>	Hi-Z




Pin	Circuit format	After a reset
PF6/T1	 <p>T1 PF register ("1" after a reset) PFSL register ("0" after a reset) Internal data bus RD</p>	"H" level
PF7/T2	 <p>T2 PF register ("1" after a reset) PFSL register ("0" after a reset) Internal data bus RD PF register write S Q Reset R</p> <p>* Pull-up transistor approximately 150kΩ (VDD = 2.7 to 3.6V)</p>	"H" level ( "H" level at ON resistance of pull-up transistor by a reset.)
PG0/PWM0 to PG3/PWM3	 <p>PWM0 to PWM3 PG register (Undefined after a reset) PGSL register ("0" after a reset) Internal data bus RD PG register write S Q Reset R</p>	Hi-Z





Pin	Circuit format	After a reset
PG4/ $\overline{SCS0}$	 <p>PG register (Undefined after a reset)</p> <p>PGD register ("0" after a reset)</p> <p>PGSL register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p> <p>SCS0</p>	Hi-Z
PG5/SI0	 <p>PG register (Undefined after a reset)</p> <p>PGD register ("0" after a reset)</p> <p>PGSL register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p> <p>SI0</p>	Hi-Z
PG6/SO0	 <p>SO0</p> <p>PG register (Undefined after a reset)</p> <p>PGSL register ("0" after a reset)</p> <p>SO0 output enable</p> <p>PGD register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>IP</p> <p>1 MPX</p>	Hi-Z

Pin	Circuit format	After a reset
PG7/SCK0	 <p>The circuit diagram for PG7/SCK0 shows the following components and connections:</p> <ul style="list-style-type: none"> <li><b>SCK0:</b> A CMOS Schmitt input connected to the SCK0 pin.</li> <li><b>Registers:</b> PG register (Undefined after a reset), PGSL register ("0" after a reset), and PGD register ("0" after a reset).</li> <li><b>MPX:</b> Two 1:1 multiplexers (MPX) labeled 1 and 0. The PG register and PGSL register are connected to the PGD register via the MPX 1. The PGD register is also connected to the PG register via the MPX 0.</li> <li><b>Logic:</b> A 2-to-1 multiplexer (MUX) controlled by RD. Its inputs are the outputs of the PG register and PGSL register. Its output is connected to the SCK0 output enable line.</li> <li><b>Driver:</b> A driver stage consisting of two NMOS transistors with a PMOS load, controlled by the SCK0 output enable line.</li> <li><b>IP:</b> An inverter (IP) connected to the driver stage.</li> <li><b>Internal data bus:</b> A bus connecting the PG register, PGSL register, and PGD register.</li> <li><b>RD:</b> A control signal for the MUX.</li> </ul>	Hi-Z
PH0/SDA PH1/SCL	 <p>The circuit diagram for PH0/SDA and PH1/SCL shows the following components and connections:</p> <ul style="list-style-type: none"> <li><b>SDA, SCL:</b> CMOS Schmitt inputs connected to the SDA and SCL pins.</li> <li><b>Registers:</b> PH register ("1" after a reset), PHL register (Undefined after a reset), and PHSL register ("0" after a reset).</li> <li><b>MPX:</b> A 1:1 multiplexer (MPX) labeled 1 connected between the PH register and PHL register.</li> <li><b>Logic:</b> A 2-to-1 multiplexer (MUX) controlled by RD. Its inputs are the outputs of the PH register and PHSL register. Its output is connected to the SDA, SCL line.</li> <li><b>Driver:</b> A driver stage consisting of two NMOS transistors with a PMOS load, controlled by the SDA, SCL line.</li> <li><b>IP:</b> An inverter (IP) connected to the driver stage.</li> <li><b>Internal data bus:</b> A bus connecting the PH register, PHL register, and PHSL register.</li> <li><b>RD:</b> A control signal for the MUX.</li> </ul> <p>* Large current drive 5mA (<math>V_{DD} = 2.7</math> to <math>3.6V</math>)</p>	Hi-Z
PH2/RxD	 <p>The circuit diagram for PH2/RxD shows the following components and connections:</p> <ul style="list-style-type: none"> <li><b>RxD:</b> CMOS Schmitt input connected to the RxD pin.</li> <li><b>Registers:</b> PHL register (Undefined after a reset) and PHD register ("0" after a reset).</li> <li><b>MPX:</b> A 1:1 multiplexer (MPX) labeled 1 connected between the PHL register and PHD register.</li> <li><b>Logic:</b> A 2-to-1 multiplexer (MUX) controlled by RD. Its inputs are the outputs of the PHL register and PHD register. Its output is connected to the RxD line.</li> <li><b>Driver:</b> A driver stage consisting of two NMOS transistors with a PMOS load, controlled by the RxD line.</li> <li><b>IP:</b> An inverter (IP) connected to the driver stage.</li> <li><b>Internal data bus:</b> A bus connecting the PHL register and PHD register.</li> <li><b>RD:</b> A control signal for the MUX.</li> </ul>	Hi-Z

Pin	Circuit format	After a reset
PH3/TxD		Hi-Z
PH4/RMC		Hi-Z
PH5/TETC		Hi-Z
PH6/XWR PH7/XRD		Hi-Z

Pin	Circuit format	After a reset
PI0/SCS2	 <p>PI register (Undefined after a reset) PID register ("0" after a reset) PISL register ("0" after a reset)</p> <p>Internal data bus ← RD</p> <p>CMOS Schmitt input</p>	Hi-Z
PI1/SI2	 <p>PI register (Undefined after a reset) PID register ("0" after a reset) PISL register ("0" after a reset)</p> <p>SI2 ← RD</p> <p>Internal data bus ← RD</p> <p>CMOS Schmitt input</p>	Hi-Z
PI2/SO2	 <p>SO2 → PI register (Undefined after a reset) PISL register ("0" after a reset) SO2 output enable → PID register ("0" after a reset)</p> <p>Internal data bus ← RD</p>	Hi-Z

Pin	Circuit format	After a reset
PI3/ $\overline{SCK2}$	 <p>PI3/<math>\overline{SCK2}</math></p> <p>SCK2 → 1 MPX → Inverter → Buffer → IP    PI register → 1 MPX → Inverter → Buffer → IP    PISL register (Undefined after a reset) → 1 MPX → Inverter → Buffer → IP    PID register ("0" after a reset) → 1 MPX → Inverter → Buffer → IP    SCK2 output enable → 1 MPX → Inverter → Buffer → IP    Internal data bus ← RD → 1 MPX → Inverter → Buffer → IP    RD → Internal data bus    SCK2 ← CMOS Schmitt input</p>	Hi-Z
PI4/AN0/KS0 to PI7/AN3/KS3	 <p>PI4/AN0/KS0 to PI7/AN3/KS3</p> <p>PI register (Undefined after a reset) → 1 MPX → Inverter → Buffer → IP    PID register ("0" after a reset) → 1 MPX → Inverter → Buffer → IP    PISL register ("0" after a reset) → 1 MPX → Inverter → Buffer → IP    Internal data bus ← RD → 1 MPX → Inverter → Buffer → IP    RD → Internal data bus    Standby release → 1 MPX → Inverter → Buffer → IP    A/D converter → 1 MPX → Inverter → Buffer → IP    Input multiplexer</p>	Hi-Z
PJ0/AN4/KS4 to PJ7/AN11/KS11	 <p>PJ0/AN4/KS4 to PJ7/AN11/KS11</p> <p>PJ register (Undefined after a reset) → 1 MPX → Inverter → Buffer → IP    PJD register ("0" after a reset) → 1 MPX → Inverter → Buffer → IP    PJSL register ("0" after a reset) → 1 MPX → Inverter → Buffer → IP    Internal data bus ← RD → 1 MPX → Inverter → Buffer → IP    RD → Internal data bus    Standby release → 1 MPX → Inverter → Buffer → IP    A/D converter → 1 MPX → Inverter → Buffer → IP    Input multiplexer</p>	Hi-Z

Pin	Circuit format	After a reset
PK0 to PK2	 <p>PK register (Undefined after a reset)</p> <p>PKD register ("0" after a reset)</p> <p>Internal data bus ← RD</p> <p>IP</p>	Hi-Z
PK3/ADTEN PK4/ADTRG	 <p>PK register (Undefined after a reset)</p> <p>PKD register ("0" after a reset)</p> <p>Internal data bus ← RD</p> <p>ADTEN, ADTRG ← CMOS Schmitt input</p>	Hi-Z
PK5/TETB	 <p>PK register ("1" after a reset)</p> <p>Internal data bus ← RD</p>	"H" level
PK6/TETA	 <p>PK register ("1" after a reset)</p> <p>Internal data bus ← RD</p> <p>PK register write → S Q R</p> <p>Reset → R</p> <p>* Pull-up transistor approximately 150kΩ (VDD = 2.7 to 3.6V)</p>	<p>"H" level ("H" level at ON resistance of pull-up transistor by a reset.)</p>

Pin	Circuit format	After a reset
XTAL EXTAL	<p>Timing generator</p> <p>Oscillation stop control</p> <p>XTAL</p> <ul style="list-style-type: none"> <li>• Diagram shows circuit configuration during oscillation.</li> <li>• Feedback resistor is removed during standby stop mode, and XTAL is driven at "H" level.</li> </ul>	Oscillation
$\overline{RST}$	<p>Mask option *</p> <p><math>\overline{RST}</math></p> <p>OP</p> <p>IP</p> <p>CMOS Schmitt input</p> <p>Internal reset circuit</p> <p>* Pull-up transistor approximately 30kΩ (VDD = 2.7 to 3.6V)</p>	"L" level (during a reset)

**Absolute Maximum Ratings**

(Vss = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +4.6	V	
	AV <sub>DD</sub>	AV <sub>ss</sub> to +4.6 <sup>*1</sup>	V	
	AV <sub>REF</sub>	AV <sub>ss</sub> to +4.6 <sup>*1</sup>	V	
	AV <sub>ss</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +4.6 <sup>*2</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +4.6 <sup>*2</sup>	V	
High level output current	I <sub>OH</sub>	-5.0	mA	Output (value per pin)
High level total output current	ΣI <sub>OH</sub>	-50	mA	Total for all output pins
Low level output current	I <sub>OL</sub>	15.0	mA	All pins excluding large current output pins (value per pin)
	I <sub>OLC</sub>	20.0	mA	Large current output pins <sup>*3</sup> (value per pin)
Low level total output current	ΣI <sub>OL</sub>	130	mA	Total for all output pins
Operating temperature	T <sub>opr</sub>	-30 to +85	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	QFP-100P-L01
		380		LQFP-100P-L01

<sup>\*1</sup> AV<sub>DD</sub> and AV<sub>REF</sub> must be the same voltage with V<sub>DD</sub>.<sup>\*2</sup> V<sub>IN</sub> and V<sub>OUT</sub> excluding PH0 and PH1 must not exceed V<sub>DD</sub> + 0.3V.<sup>\*3</sup> The large current drive transistor is N-ch transistor of PD and PH0, PH1.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

**Recommended Operating Conditions**(V<sub>ss</sub> = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	2.7	3.6	V	
		2.0	3.6		Guaranteed data hold range during stop mode
	AV <sub>DD</sub>	2.7	3.6	V	*1
	AV <sub>REF</sub>	2.7	3.6	V	*1
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	CMOS Schmitt input*3
	V <sub>IHEX</sub>	V <sub>DD</sub> – 0.4	V <sub>DD</sub> + 0.2	V	EXTAL*4
Low level input voltage	V <sub>IL</sub>	0	0.2V <sub>DD</sub>	V	
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	CMOS Schmitt input*3
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL*4
Operating temperature	T <sub>opr</sub>	-30	+85	°C	
	T <sub>pwe</sub>	0	+50	°C	Recommended operating range of FLASH EEPROM rewrite operation

\*1 AV<sub>DD</sub> and AV<sub>REF</sub> must be the same voltage with V<sub>DD</sub>.

\*2 PC, PD, PF4, PG6, PH3, PI2, PI4 to PI7, PJ, PK0 to PK2, PWE for normal input port.

\*3  $\overline{RST}$ , PE, PF0 to PF3, PF5, PG4, PG5, PG7, PH0 to PH2, PH4, PH5, PI0, PI1, PI3, PK3 and PK4.

\*4 Specified only during self-oscillation.

**Electrical Characteristics****DC Characteristics 1**

(Topr = -30 to +85°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PD to PE, PF6, PF7, PG0 to PG5, PH2, PH4, PH5, PI to PJ, PK0 to PK6	VDD = 3.0V, IOH = -0.15mA	2.70			V
			VDD = 2.7V, IOH = -0.15mA	2.40			
			VDD = 3.0V, IOH = -0.5mA	2.30			V
			VDD = 2.7V, IOH = -0.5mA	2.00			
		PA to PC, PF4, PF5, PG6, PG7, PH3, PH6, PH7, PI2, PI3	VDD = 3.0V, IOH = -1.5mA	2.30			V
			VDD = 2.7V, IOH = -1.5mA	2.00			
Low level output voltage	VOL	PE, PF6, PF7, PG0 to PG5, PH2, PH4, PH5, PI0, PI1, PI4 to PI7, PJ, PK0 to PK6	IOL = 1.2mA			0.30	V
			IOL = 1.6mA			0.50	V
		PA to PC, PF4, PF5, PG6, PG7, PH3, PH6, PH7, PI2, PI3	IOL = 2.0mA			0.30	V
			IOL = 3.0mA			0.50	V
		PD, PH0, PH1	IOL = 5.0mA			1.00	V
Input current	I <sub>IEH</sub>	EXTAL	VDD = 3.6V, VIH = 3.6V	0.3		61	µA
	I <sub>ILE</sub>		VDD = 3.6V, VIL = 0.3V	-0.3		-61	µA
	I <sub>ILR</sub>	RST*1	VDD = 3.6V, VIL = 0.3V	-0.9		-250	µA
I/O leakage current	I <sub>Iz</sub>	PA to PJ, PK0 to PK6, RST*1	VDD = 3.6V, VI = 0, 3.6V			±31	µA
Open drain output leakage current (N-ch Tr. off-state)	I <sub>LOH</sub>	PH0, PH1	VDD = 3.6V, VIH = 3.6V			31	µA

\*1 RST specifies the input current when pull-up resistor has been selected; the leakage current when no resistor has been selected.

**DC Characteristics 2**

(Topr = -30 to +85°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
Supply current <sup>*1</sup>	<sup>*2</sup> I <sub>DD1</sub>	V <sub>DD</sub> , V <sub>SS</sub>	V <sub>DD</sub> = 3.3 ± 0.3V, f <sub>EX</sub> = f <sub>src</sub> = 40MHz, External clock operation A/D off state, PLL off state		65	75	mA	
	<sup>*2</sup> I <sub>DDS2</sub>	V <sub>DD</sub> , V <sub>SS</sub>	V <sub>DD</sub> = 3.3 ± 0.3V, f <sub>EX</sub> = f <sub>src</sub> = 40MHz, External clock operation A/D off state, PLL off state, sleep mode		26	30	mA	
	I <sub>DDS3</sub>	V <sub>DD</sub> , V <sub>SS</sub>	V <sub>DD</sub> = 3.6V, stop mode	85°C or less		500	μA	
				75°C or less		350		
				50°C or less		100		

<sup>\*1</sup> When all output pins are open.<sup>\*2</sup> When the upper two bits (PCK1, PCK0) of the clock control register (CLC: 0002FEh) are set to "00" and the LSI is operated in high-speed mode (1/2 frequency dividing clock).**I/O Capacitance**

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	PF0 to PF3, EXTAL, RST	Clock 1MHz, 0V for all pins excluding measured pins		10	20	pF
Output capacitance	C <sub>OUT</sub>	PA to PB, PF6, PF7, PG0 to PG3, PH6, PH7, PK5, PK6, XTAL	Clock 1MHz, 0V for all pins excluding measured pins		10	20	pF
I/O capacitance	C <sub>I/O</sub>	PC to PE, PF4, PF5, PG4 to PG7, PH0 to PH5, PI to PJ, PK0 to PK4	Clock 1MHz, 0V for all pins excluding measured pins		10	20	pF

## AC Characteristics


## (1) Clock timing

(Topr = -30 to +85°C, VDD = 2.7 to 3.6 V, Vss = 0V reference)


Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Main clock base oscillation frequency	$f_{EX}$	EXTAL, XTAL	Fig.1, Fig.2 $V_{DD} = 3.3 \pm 0.3V$	9.5		34.5	MHz
				9.5		31.0	
			Fig.1, Fig.2 -30 to +75°C $V_{DD} = 3.3 \pm 0.3V$	9.5		35.5	MHz
				9.5		32.5	
			Fig.1, Fig.2 -30 to +50°C $V_{DD} = 3.3 \pm 0.3V$	9.5		38.5	MHz
				9.5		35.0	
Main clock base oscillation input pulse width	$t_{XH}$	EXTAL, XTAL	$f_{EX} = 40.0\text{MHz}$ Fig.1, Fig.2 External clock drive		4.0		ns
	$t_{XL}$				4.0		
	$t_{XH}$		$f_{EX} = 33.86\text{MHz}$ Fig.1, Fig.2 External clock drive		4.0		ns
	$t_{XL}$				4.0		
	$t_{XH}$		$f_{EX} = 20.0\text{MHz}$ Fig.1, Fig.2 External clock drive		11		ns
	$t_{XL}$				11		
Main clock base oscillation input rise time, fall time	$t_{XR}$	EXTAL, XTAL	$f_{EX} = 40.0\text{MHz}$ Fig.1, Fig.2 External clock drive			8.5	ns
	$t_{XF}$					8.5	
	$t_{XR}$		$f_{EX} = 33.86\text{MHz}$ Fig.1, Fig.2 External clock drive			10.5	ns
	$t_{XF}$					10.5	
	$t_{XR}$		$f_{EX} = 20.0\text{MHz}$ Fig.1, Fig.2 External clock drive			14	ns
	$t_{XF}$					14	
Main clock duty	duty	XTAL	Fig.1, Fig.2 1/2 $V_{DD}$ point	40	50	60	%

**Note)** tsys indicates the four values below according to the upper two bits (PCK1, PCK0) of the clock control register (CLC: 0002FEh).

tsys [ns] = 2/ $f_{EX}$  (PCK1, PCK0 = 00), 4/ $f_{EX}$  (PCK1, PCK0 = 01), 8/ $f_{EX}$  (PCK1, PCK0 = 10,  
16/ $f_{EX}$  (PCK1, PCK0 = 11)


**Fig. 1. Clock timing**

Oscillator connection example  
of main oscillation circuit




(i)

Connection example (1)  
of external clock



(ii)

Connection example (2)  
of external clock




(iii)



**Fig. 2. Oscillator connection and clock applied conditions**

**(2) Event count input**(Topr = -30 to +85°C, V<sub>DD</sub> = 2.7 to 3.6V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	$\overline{EC0}$ , $\overline{EC2}$	Fig. 3	t <sub>sys</sub> + 100		ns

**Fig. 3. Event count input timing****(3) Interruption and reset input**(Topr = -30 to +85°C, V<sub>DD</sub> = 2.7 to 3.6V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high, low level width	t <sub>IH</sub> , t <sub>IL</sub>	<u>NMI</u> , <u>INT0</u> to <u>INT7</u> , <u>KS0</u> to <u>KS19</u>	Main mode Sleep mode Fig. 4	t <sub>sys</sub> + 100		ns
		INT4 to INT7	Noise filter selected Fig. 4	$\phi$	2t <sub>sys</sub> + 100	
				PS4	32/f <sub>EX</sub> + 100	
				PS6	128/f <sub>EX</sub> + 100	
Reset input low level width	t <sub>RST</sub>	$\overline{RST}$	Fig. 5	50/f <sub>EX</sub>		ns


**Fig. 4. Interruption input timing****Fig. 5. Reset input timing**

**(4) A/D converter characteristics**(Topr = -30 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = AV<sub>REF</sub> = 2.7 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub> = 3.0V			±1	LSB
Absolute error						±3	LSB
Conversion time	t <sub>CONV</sub>			34t <sub>sys</sub>			ns
			*1	62t <sub>sys</sub>			ns
Sampling time	t <sub>SAMP</sub>			10t <sub>sys</sub>			ns
			*1	20t <sub>sys</sub>			ns
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>	V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub>	2.7		3.6	V
Analog input voltage		AN0 to AN11		0		AV <sub>REF</sub>	V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Main mode V <sub>DD</sub> = 3.3 ± 0.3V f <sub>SRC</sub> = 40MHz		1.5	2.1	mA
	I <sub>REFS</sub>				1.2	1.7	mA
			ADC off state*2 Stop mode			12	μA

\*1 When Bit 6 (ADCK) of A/D control status register (ADCS: 000132h) is specified to "1".

\*2 When Bit 5 (ADPC) of A/D control status register (ADCS: 000132h) is specified to "1".

**Note)** AV<sub>DD</sub> and AV<sub>REF</sub> must be the same voltage with V<sub>DD</sub>.\*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 00h to 01h and vice versa.\*2 V<sub>FT</sub>: Value at which the digital conversion value changes from FEh to FFh and vice versa.**Fig. 6. Definition of A/D converter terms**

## (5) Serial transfer (CH0, CH1, CH2)

(Topr = -30 to +85°C, VDD = 2.7 to 3.6V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	$t_{DCSK}$	$SCK_0$ , $SCK_1$ , $SCK_2$	External start transfer mode ( $SCK$ = output mode)	$V_{DD} = 3.3 \pm 0.3V$		$1.5t_{sys} + 200$
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ float delay time				$V_{DD} = 3.0 \pm 0.3V$		$1.5t_{sys} + 210$
$\overline{CS} \downarrow \rightarrow SO$ delay time	$t_{DCSO}$	$SO_0$ , $SO_1$ , $SO_2$	External start transfer mode	$V_{DD} = 3.3 \pm 0.3V$		$1.5t_{sys} + 200$
$\overline{CS} \uparrow \rightarrow SO$ float delay time				$V_{DD} = 3.0 \pm 0.3V$		$1.5t_{sys} + 210$
$\overline{CS}$ high level width	$t_{WHCS}$	$SCS_0$ , $SCS_1$ , $SCS_2$		$V_{DD} = 3.3 \pm 0.3V$	$t_{sys} + 100$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$t_{sys} + 110$	ns
$\overline{SCK}$ cycle time	$t_{KCY}$	$SCK_0$ , $SCK_1$ , $SCK_2$	Input mode	$V_{DD} = 3.3 \pm 0.3V$	$2t_{sys} + 200$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$2t_{sys} + 210$	ns
			Output mode	$V_{DD} = 3.3 \pm 0.3V$	$16/f_{EX}$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$16/f_{EX}$	ns
$\overline{SCK}$ high, low pulse width	$t_{KH},$ $t_{KL}$	$SCK_0$ , $SCK_1$ , $SCK_2$	Input mode	$V_{DD} = 3.3 \pm 0.3V$	$t_{sys} + 100$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$t_{sys} + 110$	ns
			Output mode	$V_{DD} = 3.3 \pm 0.3V$	$8/f_{EX} - 100$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$8/f_{EX} - 110$	ns
SI input data setup time (for $\overline{SCK} \uparrow$ )	$t_{SIK}$	$SI_0$ , $SI_1$ , $SI_2$	$\overline{SCK}$ input mode	$V_{DD} = 3.3 \pm 0.3V$	100	ns
				$V_{DD} = 3.0 \pm 0.3V$	110	ns
			$\overline{SCK}$ output mode	$V_{DD} = 3.3 \pm 0.3V$	200	ns
				$V_{DD} = 3.0 \pm 0.3V$	210	ns
SI input data hold time (for $\overline{SCK} \uparrow$ )	$t_{KSI}$	$SI_0$ , $SI_1$ , $SI_2$	$\overline{SCK}$ input mode	$V_{DD} = 3.3 \pm 0.3V$	$2t_{sys} + 100$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$2t_{sys} + 110$	ns
			$\overline{SCK}$ output mode	$V_{DD} = 3.3 \pm 0.3V$	100	ns
				$V_{DD} = 3.0 \pm 0.3V$	110	ns
$\overline{SCK} \downarrow \rightarrow SO$ delay time	$t_{KSO}$	$SO_0$ , $SO_1$ , $SO_2$	$\overline{SCK}$ input mode	$V_{DD} = 3.3 \pm 0.3V$		$2t_{sys} + 150$
				$V_{DD} = 3.0 \pm 0.3V$		$2t_{sys} + 160$
			$\overline{SCK}$ output mode	$V_{DD} = 3.3 \pm 0.3V$		100
				$V_{DD} = 3.0 \pm 0.3V$		110
Minimum interval time	$t_{INT}$	$SCK_0$ , $SCK_1$ , $SCK_2$	$\overline{SCK}$ input mode	$V_{DD} = 3.3 \pm 0.3V$	$3t_{sys} + 100$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$3t_{sys} + 110$	ns
			$\overline{SCK}$ output mode	$V_{DD} = 3.3 \pm 0.3V$	$8/f_{EX} - 100$	ns
				$V_{DD} = 3.0 \pm 0.3V$	$8/f_{EX} - 110$	ns

Note) The load condition for the  $\overline{SCK}$  output mode and SO output delay time is 100pF.





Fig. 7. Serial transfer CH0, CH1, CH2 timing

## (6) I<sup>2</sup>C bus

(Topr = -30 to +85°C, V<sub>DD</sub> = 2.7 to 3.6V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Standard mode		High-speed mode		Unit
			Min.	Max.	Min.	Max.	
SCK clock frequency	$t_{SCL}$	SCL		100		400	kHz
Bus free time between stop and start conditions	$t_{BUF}$	SDA	4.7		1.3		$\mu s$
Hold time under (resend) start condition	$t_{HD;STA}$	SDA, SCL	4.0		0.6		$\mu s$
Hold time in SCL clock low state	$t_{Low}$	SCL	4.7		1.3		$\mu s$
Hold time in SCL clock high state	$t_{High}$	SCL	4.0		0.6		$\mu s$
Setup time under (resend) start condition	$t_{SU;STA}$	SDA, SCL	4.7		0.6		$\mu s$
Data hold time	$t_{HD;DAT}$	SDA, SCL	0		0	0.9	$\mu s$
Data setup time	$t_{SU;DAT}$	SDA, SCL	250		100		ns
SCL, SDA signal output rise time	$t_{Rd},$ $t_{Rc}$	SDA, SCL		1000	$20 + \alpha^{*1}$	300	ns
SCL, SDA signal output fall time	$t_{Fd},$ $t_{Fc}$	SDA, SCL		300	$20 + \alpha^{*1}$	300	ns
Setup time under stop condition	$t_{SU;STO}$	SDA, SCL	4.0		0.6		$\mu s$

\*1 Due to the total capacitance of the bus.




**Fig. 8. I<sup>2</sup>C bus timing**

## (7) Remote control reception

(Topr = -30 to +85°C, V<sub>DD</sub> = 2.7 to 3.6V, V<sub>ss</sub> = 0V reference)



Item	Symbol	Pins	Conditions		Typ.	Max.	Unit
Remote control receive high, low level width	t <sub>RMC</sub>	RMC	Main mode	PS5 selected	128/f <sub>EX</sub> + 100		ns
				PS7 selected	512/f <sub>EX</sub> + 100		
				PS9 selected	2048/f <sub>EX</sub> + 100		


**Fig. 9. Remote control signal input timing**

## (8) External register interface


(Vss = 0V reference)

Item	Symbol	3.3 ± 0.3V Topr = -20 to +75°C		3.3 ± 0.3V Topr = -30 to +85°C		3.0 ± 0.3V Topr = -30 to +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Chip select pulse width 1	t <sub>CS1</sub>	1.5t <sub>sys</sub> -20	1.5t <sub>sys</sub>	1.5t <sub>sys</sub> -20	1.5t <sub>sys</sub>	1.5t <sub>sys</sub> -30	1.5t <sub>sys</sub>	ns
Chip select pulse width 2	t <sub>CS2</sub>	2.5t <sub>sys</sub> -20	16.5t <sub>sys</sub>	2.5t <sub>sys</sub> -20	16.5t <sub>sys</sub>	2.5t <sub>sys</sub> -30	16.5t <sub>sys</sub>	ns
Chip select pulse width 3	t <sub>CS3</sub>	2.5t <sub>sys</sub> -20	32.5t <sub>sys</sub>	2.5t <sub>sys</sub> -20	32.5t <sub>sys</sub>	2.5t <sub>sys</sub> -30	32.5t <sub>sys</sub>	ns
Chip select pulse width 4	t <sub>CS4</sub>	3.5t <sub>sys</sub> -20	33.5t <sub>sys</sub>	3.5t <sub>sys</sub> -20	33.5t <sub>sys</sub>	3.5t <sub>sys</sub> -30	33.5t <sub>sys</sub>	ns
Chip select pulse width 5	t <sub>CS5</sub>	2.5t <sub>sys</sub> -20	17.5t <sub>sys</sub>	2.5t <sub>sys</sub> -20	17.5t <sub>sys</sub>	2.5t <sub>sys</sub> -30	17.5t <sub>sys</sub>	ns
Chip select pulse width 6	t <sub>CS6</sub>	3.5t <sub>sys</sub> -20	18.5t <sub>sys</sub>	3.5t <sub>sys</sub> -20	18.5t <sub>sys</sub>	3.5t <sub>sys</sub> -30	18.5t <sub>sys</sub>	ns
Chip select pulse width 7	t <sub>CS7</sub>	4.5t <sub>sys</sub> -20	34.5t <sub>sys</sub>	4.5t <sub>sys</sub> -20	34.5t <sub>sys</sub>	4.5t <sub>sys</sub> -30	34.5t <sub>sys</sub>	ns
Read/write strobe pulse width 1	t <sub>RW1</sub>	t <sub>sys</sub> - 25	t <sub>sys</sub>	t <sub>sys</sub> - 25	t <sub>sys</sub>	t <sub>sys</sub> - 35	t <sub>sys</sub>	ns
Read/write strobe pulse width 2	t <sub>RW2</sub>	2t <sub>sys</sub> - 25	16t <sub>sys</sub>	2t <sub>sys</sub> - 25	16t <sub>sys</sub>	2t <sub>sys</sub> - 35	16t <sub>sys</sub>	ns
Read/write strobe pulse width 3	t <sub>RW3</sub>	2t <sub>sys</sub> - 25	32t <sub>sys</sub>	2t <sub>sys</sub> - 25	32t <sub>sys</sub>	2t <sub>sys</sub> - 35	32t <sub>sys</sub>	ns
Address setting time 1	t <sub>AS1</sub>	t <sub>sys</sub> /2 -25	t <sub>sys</sub> /2	t <sub>sys</sub> /2 -25	t <sub>sys</sub> /2	t <sub>sys</sub> /2 -35	t <sub>sys</sub> /2	ns
Address setting time 2	t <sub>AS2</sub>	1.5t <sub>sys</sub> -25	1.5t <sub>sys</sub>	1.5t <sub>sys</sub> -25	1.5t <sub>sys</sub>	1.5t <sub>sys</sub> -35	1.5t <sub>sys</sub>	ns
Address hold time	t <sub>AH</sub>	t <sub>sys</sub> /2 -25	—	t <sub>sys</sub> /2 -25	—	t <sub>sys</sub> /2 -35	—	ns
Read data setting request time	t <sub>DS1</sub>	15	—	15	—	20	—	ns
Read data hold request time	t <sub>DH1</sub>	0	—	0	—	0	—	ns
Write data setting time 1	t <sub>DS2</sub>	1.5t <sub>sys</sub> -25	1.5t <sub>sys</sub>	1.5t <sub>sys</sub> -25	1.5t <sub>sys</sub>	1.5t <sub>sys</sub> -35	1.5t <sub>sys</sub>	ns
Write data setting time 2	t <sub>DS3</sub>	2.5t <sub>sys</sub> -25	16.5t <sub>sys</sub>	2.5t <sub>sys</sub> -25	16.5t <sub>sys</sub>	2.5t <sub>sys</sub> -35	16.5t <sub>sys</sub>	ns
Write data hold time	t <sub>DH2</sub>	t <sub>sys</sub> /2 -25	t <sub>sys</sub> /2 +30	t <sub>sys</sub> /2 -25	t <sub>sys</sub> /2 +30	t <sub>sys</sub> /2 -35	t <sub>sys</sub> /2 +30	ns



**Read Timing****Fig. 10. Byte read (without programmable wait)****Fig. 11. Byte read (with programmable wait)**




**Fig. 12. Word read (no strobe mode, without programmable wait)**



**Fig. 13. Word read (strobe mode, without programmable wait)**

**Write Timing****Fig. 14. Byte write (without programmable wait)****Fig. 15. Byte write (with programmable wait)**



**Fig. 16. Word write (without programmable wait)**

## Appendix

## SPC970 Series recommended oscillation circuit and oscillator




Fig. 17. Recommended oscillation circuit

Manufacturer	Model	$f_{EX}$ (MHz)	$C_1$ (pF)	$C_2$ (pF)	$R_d$ ( $\Omega$ )	Circuit example	Remarks
MURATA MFG CO., LTD.	CSA6.00MG040	6.0	100	100	0	(i)	
	CSA8.00MTZ	8.0	30	30	0		
	CSA10.0MTZ	10.0	30	30	0		
	CSA12.0MTZ	12.0	30	30	0		
	CSA16.00MXZ040	16.0	15	15	0		
	CSA20.00MXZ040	20.0	10	10	0		
	CSA24.00MXZ040	24.0	7	7	0		
	CST6.00MGW040*	6.0	100	100	0		
	CST8.00MTW*	8.0	30	30	0		
	CST10.0MTW*	10.0	30	30	0		
RIVER ELETEC CO., LTD.	HC-49/U03	12.0	30	30	0	(ii)	
		16.0	15	15	0		
		6.0	18	18	560		CL = 13.5pF
		8.0	15	15	330		CL = 12pF
		10.0	10	10	330		CL = 9.5pF
		12.0	10	10	220		CL = 10pF

\* Indicates types with on-chip grounding capacitor ( $C_1, C_2$ ).

CL: Load capacitor

Manufacturer	Model	f <sub>EX</sub> (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	R <sub>d</sub> (Ω)	Circuit example	Remarks
KINSEKI LTD.	HC-49/U-S	6.0	15	15	5.6k	(i)	CL = 16pF
		8.0	15	15	3.0k		
		10.0	10	10	1.8k		CL = 12pF
		12.0	12	12	1.0k		
		16.0	12	12	470		
		20.0	12	12	390		
		24.0	12	12	200		
		28.0	1	1	100		
	HC-49/U	32.0	3	0.01μF	0	(iii)	C3 = 10pF, L = 2.7μH
		36.0	3	0.01μF	0		C3 = 5pF, L = 2.7μH
		40.0	1	0.01μF	0		C3 = 3pF, L = 3.3μH
TDK Corporation	CCR6.0MC5*	6.0	36 ( $\pm 20\%$ )	36 ( $\pm 20\%$ )	0	(ii)	
	CCR12.0MSC5*	12.0	20 ( $\pm 20\%$ )	20 ( $\pm 20\%$ )	0		
	CCR16.0MSC6*	16.0	10 ( $\pm 20\%$ )	10 ( $\pm 20\%$ )	0		
	CCR28.0MSC6*	28.0	10 ( $\pm 20\%$ )	10 ( $\pm 20\%$ )	0		
	CCR40.0MS6	40.0	5	5	0	(i)	

\* Indicates types with on-chip grounding capacitor (C<sub>1</sub>, C<sub>2</sub>).

CCR\*\*\*: Surface mounted type ceramic oscillator

CL: Load capacitor


### Product List

Type	FLASH EEPROM incorporated version
Product name	CXP974F096Q-1, CXP974F096R-1
FLASH EEPROM capacitance	384K byte
RAM capacitance	23.5K byte
Package	100-pin plastic QFP, 100-pin plastic LQFP
Main clock base oscillation frequency	40MHz
Reset pin pull-up resistor	Existent

## Notes on PK6 Usage

FLASH EEPROM incorporated PK6 is also used as flash mode setting function. Note the followings:

1. "H" is output to PK6 during a reset. That is driven at comparatively high impedance (approximately  $150\text{k}\Omega$ ), and take care that  $V_{OH}$  should not fall under  $0.7V_{DD}$  by the partial pressure with external circuit load impedance.
2. When using software reset functions, PK6 may not rise enough during a reset. Switching PK6 to "H" output prior to software reset execution or connecting pull-up resistor is recommended.







Mask ROM and piggy/evaluation chip do not have flash mode setting function. Considering that FLASH EEPROM incorporated type is used, above countermeasure should be performed.

## Limits on Usage of FLASH EEPROM incorporated Type

The main clock doubler circuit is not guaranteed to operate.


## Characteristics Curve



## Package Outline

Unit: mm

## 100PIN QFP (PLASTIC)



## PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	-----


PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

## LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	ALLOY 42
LEAD TREATMENT	Sn-Pb 10%
LEAD TREATMENT THICKNESS	5-18µm

## Package Outline

Unit: mm



NOTE: Dimension "\*" does not include mold protrusion.

DETAIL A**PACKAGE STRUCTURE**

SONY CODE	LQFP-100P-L01
EIAJ CODE	P-LQFP100-14x14-0.5
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.7g

**LEAD SPECIFICATIONS**

ITEM	SPEC.
LEAD MATERIAL	ALLOY 42
LEAD TREATMENT	Sn-Pb 10%
LEAD TREATMENT THICKNESS	5-18 $\mu$ m