

Dual High-Voltage Driver

FEATURES

- 33 V Output at ± 40 mA
- Variable Input Threshold
- 70 ns Delay Time
- Complementary Outputs

BENEFITS

- Wide Output Swing
- Logic Family Flexibility
- Fast Switching
- Drive Coupler H Bridge Power Circuit

APPLICATIONS

- Analog Multiplexing
- Interface Logic to MOS Power
- Logic Level Translation
- Driver for PIN Diodes and FET Switches
- Line Driver

DESCRIPTION

The D169 is a versatile high-voltage dual driver designed with complementary outputs making it excellent for driving capacitive loads. By combining a wide output voltage swing (33 V) with fast switching (100 ns delay) make this device well suited for driving power MOSFET configurations.


A differential input stage with adjustable threshold provides high input impedance and easy interfacing to low level logic or analog inputs. Current-source coupling to the output stage allows flexibility in output voltage levels, while the complementary emitter-follower outputs can source and sink currents of up to ± 40 mA. Each channel of the D169 has 2 separate outputs that are complemen-

tary (OUT and $\overline{\text{OUT}}$) allowing easier driving of MOSPOWER devices. The output can be operated by single or split supplies.

The D169 is especially adept in driving capacitive loads such as power MOSFETS, long cables, timing capacitors, and PIN diodes. Analog multiplexing is simplified by the wide range of interface logic levels accepted, and wide output voltage swing.

Packaging for this device includes 14-pin side-braze, CerDIP, and plastic DIP options. Performance grades include military, A suffix (-55 to 125°C) and commercial, C suffix (0 to 70°C) temperature ranges.


PIN CONFIGURATION



Order Numbers:

Side Braze: D169AP, D169AP/883
CerDIP: D169AK, D169AK/883
Plastic: D169CJ

FUNCTIONAL BLOCK DIAGRAM



LOGIC	OUT	$\overline{\text{OUT}}$
0	V-	V+
1	V+	V-

Logic "0" ≤ 0.8 V

Logic "1" ≥ 2.0 V

8

ABSOLUTE MAXIMUM RATINGS

V_+ to V_- , V_+ to V_R , V_+ to V_O	36 V
V_L to V_R , V_{IN} to V_R , and V_L to V_{IN}	10 V
V_R to V_- , V_L to V_- , and V_O to V_-	36 V
Current (Any Terminal) DC	40 mA
Peak (Pulsed 1 ms, 10% Duty Cycle)	150 mA
Operating Temperature (A Suffix)	-55 to 125°C
(C Suffix)	0 to 70°C
Storage Temperature (A Suffix)	-65 to 150°C
(C Suffix)	-65 to 125°C

Power Dissipation*	
14-Pin Side braze DIP**	825 mW
14-Pin CerDIP***	825 mW
14-Pin Plastic DIP****	470 mW

Thermal Resistance (θ_{JA} , J Package) 0.16°C /mW

- * All leads soldered or welded to PC board.
- ** Derate 11 mW/°C above 75°C.
- *** Derate 11 mW/°C above 75°C.
- **** Derate 6.5 mW /°C above 25°C.

ELECTRICAL CHARACTERISTICS ^a										
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: $V_+ = 15\text{ V}$, $V_L = 5\text{ V}$ $V_- = -15\text{ V}$, $V_R = 0\text{ V}$	LIMITS						UNIT	
			1=25°C 2=125,70°C 3=-55, 0°C		A SUFFIX -55 to 125°C		C SUFFIX 0 TO 70°C			
			TEMP	TYP ^c	MIN ^b	MAX ^b	MIN ^b	MAX ^b		
OUTPUT										
Output Voltage HIGH (V_+ to V_O)	V_{OH}/V_{OH}	$V_{IH} = 2.0\text{ V}$ or $V_{IL} = 0.8$	$I_{OUT} = 1\text{ mA}$	1,2 3	0.7		1.1		1 1.1	V
			$I_{OUT} = 40\text{ mA}$	1,3 2	1.5		2.5 3.1		2.5 3.1	
Output Voltage LOW (V_O to V_-)	V_{OL}/V_{OL}		$I_{OUT} = 1\text{ mA}$	1,2,3	-0.75	-1.2		-1.2		
			$I_{OUT} = 40\text{ mA}$	1,3 2	-2.2	-3 -4		-3 -4		
INPUT										
Input Current Voltage HIGH	I_{INH}	$V_{IN} = 3\text{ V}$		1 2	1		5 5000		5 5000	nA
Input Current Voltage LOW	I_{INL}	$V_{IN} = 0\text{ V}$		1,2 3	-25	-50 -100		-50 -100		μA
DYNAMIC										
Switching Time Low to High, Delay Plus Rise Time	$t_{(+)}$	See Switching Time Test Circuit ($C_L = 35\text{ pF}$)		1	80		170		170	ns
Switching Time High to Low, Delay Plus Fall Time	$t_{(-)}$			1	90		200		200	

ELECTRICAL CHARACTERISTICS ^a									
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ₊ = 15 V, V _L = 5 V V ₋ = -15 V, V _R = 0 V	LIMITS						UNIT
			1=25°C		A SUFFIX -55 to 125°C		C SUFFIX 0 TO 70°C		
			TEMP	TYP ^c	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
SUPPLY									
Switching Crossover Level	V _{XO}	C _L = 200 pF	1	0.9					V
Positive Supply Current	I ₊	V _{IN1} = V _{IN2} = 0 V No Load	1			0.1		0.1	mA
Logic Supply Current	I _L		1	3.2		4		4	
Negative Supply Current	I ₋		1	-2.2	-3.0		-3.0		
Reference Supply Current	I _R		1	1.0		1.5		1.5	

NOTES:

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

DIE TOPOGRAPHY


20X

Pad No.	Function
3	OUT ₁
4	OUT ₁
5	IN ₁
6	V ₊
7	V _L
8	V _R
9	V ₋ (Substrate)
10	IN ₂
11	OUT ₂
12	OUT ₂

CMOB

4 Diodes	4 P-Channel Enhancement MOSFET's
4 Capacitors	10 PNP Bipolar Transistors
7 Resistors	8 NPN Bipolar Transistors


SCHEMATIC DIAGRAM (One Channel)




SWITCHING TIME TEST CIRCUITS

TEST #	V_L	V_R	V_+	V_-	C_L	R_L	V_{IN}		WAVEFORMS
							V_{IL}	V_{IH}	
1	5 V	0.7 V	10 V	0	200 pF	-	1 V	3.5 V	A
2	5 V	0.7 V	15 V	0	0	510 Ω	1 V	3.5 V	B
3	5 V	0.7 V	10 V	0	200 pF	-	1 V	3.5 V	B
4	5 V	0.7 V	10 V	0	1000 pF	-	1 V	3.5 V	B
5	5 V	0	15 V	-15 V	200 pF	-	0	3.5 V	B
6	5 V	0	15 V	-15 V	1000 pF	-	0	3.5 V	B


Test Conditions



Test Circuit



Waveforms A









Waveforms B







Parameter	Test 2	Tests 5 & 6		Tests 3 & 4		Units
	Resistive $I_O = 25$ mA	$V_+ = 15$ V, $V_- = -15$ V		$V_+ = 15$ V, $V_- = 0$ V		
		Capacitive Load		Capacitive Load		
		200 pF	1000 pF	200 pF	1000 pF	
Low-to-High						
Delay Time, t_{D+}	70	95	220	110	230	ns
Rise Time, t_{R+}	35	60	240	55	200	ns
High-to-Low						
Delay Time, t_{D-}	50	50	80	55	80	ns
Fall Time, t_{F-}	25	110	400	80	275	ns

Typical Switching Times


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS



OPERATING GUIDELINES



40 mA LOAD, $V_+ = 20\text{ V}$, $V_- = 0\text{ V}$
Switching Waveform



+40 mA LOAD, $V_+ = 10\text{ V}$, $V_- = -10\text{ V}$
Switching Waveform

For proper performance of the D169 circuit, certain guidelines must be followed for the power supply and input terminals. These are listed below.

TERMINAL	ALLOWABLE CONDITIONS
V_+ (Pin 6) V_- (Pin 9)	Any positive voltage Any negative voltage or zero volts
V_R (Pin 8)	$\geq V_{EE} + 1\text{ V}$ (Input Threshold = $V_R + 1.4\text{ V}$)
V_L (Pin 7)	$V_L - V_R \geq 4\text{ V}$
IN1L, IN2L (Pins 5, 10)	$\geq V_{EE} + 1\text{ V}$
IN1H, IN2H (Pins 5, 10)	$\geq V_{EE} + 3\text{ V}$

CIRCUIT OPERATION

The D169 circuit has three sections: (1) an input level detector, (2) a level shifter, and (3) a pair of complementary emitter-follower outputs. This arrangement provides a high input impedance, high output drive capability, and compatibility with a wide range of power supply levels. The input threshold level can be easily varied to accept various logic levels. Output swing is set by the V_+ and V_- power supply levels.

Level Detector

Transistors Q_1 and Q_2 form a differential input pair. Transistor Q_0 , resistor R_1 , and diodes D_1 and D_2 form a current source of about 1 mA which drives

the common emitter connection. The voltage between supply levels V_L and V_R determines the trip point where the circuit changes state. With V_R grounded, the trip point is about 1.4 volts, depending somewhat on the voltage V_L . The input characteristics are shown in Figure 5.

Level Shifter

Schottky-clamped transistors Q_3 and Q_4 along with P-channel MOSFETs Q_5 and Q_6 form a complementary-coupled switching stage. This configuration draws no idle current and permits a change of state within 100 ns after the input signal passes the trip point. The circuit delays are such that the

APPLICATIONS (Cont'd)

Voltage-to-Frequency Converter

A simple, low-cost VFC can be designed using the D169 and a single op amp (see figure 18). The D169 serves as a level detector and provides complementary outputs. The op amp is used to integrate the input signal V_{IN} with a time constant of R_1C_1 . The input, which must be negative, causes a positive ramp at the output of the integrator which is then summed with a negative zener voltage. When the ramp is positive enough to cause the D169 input (pin 10) to exceed the logic threshold of 1.4 V, then the D169 outputs change state and

OUT 2 flips from negative to positive. This positive output of approximately 11 V puts transistor Q_1 into saturation which then resets the integrator to near zero. The integrator peak differential voltage ΔV will be approximately 9.2 V. The output frequency f_O , neglecting the short reset interval, will be

$$f_O = \frac{1}{R_1C_1 \Delta V} V_{IN}, V_{IN} < 0$$

The pulse repetition rate, f_O , is directly proportional to the negative input voltage V_{IN} .




Figure 18. D169 Used as a Voltage-to-Frequency Converter

H-BRIDGE SWITCH APPLICATION




Figure 19. Driver for MOSPOWER H-Switch