

# **Dual High-Voltage Driver**

### **FEATURES**

- 33 V Output at ±40 mA
- · Variable Input Threshold
- 70 ns Delay Time
- Complementary Outputs

### **BENEFITS**

- Wide Output Swing
- Logic Family Flexibility
- · Fast Switching
- Drive Coupler H Bridge Power Circuit

### **APPLICATIONS**

- Analog Multiplexing
- Interface Logic to MOS Power
- Logic Level Translation
- Driver for PIN Diodes and FET Switches
- Line Driver

#### DESCRIPTION

The D169 is a versatile high-voltage dual driver designed with complementary outputs making it excellent for driving capacitive loads. By combining a wide output voltage swing (33 V) with fast switching (100 ns delay) make this device well suited for driving power MOSFET configurations.


A differential input stage with adjustable threshold provides high input impedance and easy interfacing to low level logic or analog inputs. Current-source coupling to the output stage allows flexibility in output voltage levels, while the complementary emitter-follower outputs can source and sink currents of up to ±40 mA. Each channel of the D169 has 2 separate outputs that are complementary (OUT and OUT) allowing easier driving of MOSPOWER devices. The output can be operated by single or split supplies.

The D169 is especially adept in driving capacitive loads such as power MOSFETS, long cables, timing capacitors, and PIN diodes. Analog mulitplexing is simplified by the wide range of interface logic levels accepted, and wide output voltage swing.

Packaging for this device includes 14-pin sidebraze, CerDIP, and plastic DIP options. Performance grades include military, A suffix (-55 to 125°C) and commercial, C suffix (0 to 70°C) temperature ranges.


### PIN CONFIGURATION

### FUNCTIONAL BLOCK DIAGRAM



### Order Numbers:

Side Braze: D169AP, D169AP/883 CerDIP: D169AK, D169AK/883 Plastic: D169CJ



LOGIC	OUT	OUT
0	V-	V+
1	V+	V~

Logic "0" < 0.8 V Logic "1" > 2.0 V



# ABSOLUTE MAXIMUM RATINGS

V+ to V-, V+ to V <sub>B</sub> , V+ to V <sub>O</sub>
$V_L$ to $V_R,V_{IN}$ to $V_R,$ and $V_L$ to $V_{IN}$
$V_{\mbox{\scriptsize R}}$ to V-, $V_{\mbox{\scriptsize L}}$ to V-, and $V_{\mbox{\scriptsize O}}$ to V- $\dots$ .
Current (Any Terminal) DC         40 mA           Peak (Pulsed 1 ms, 10% Duty Cycle)         150 mA
Operating Temperature (A Suffix)
Storage Temperature (A Suffix)65 to 150°C (C Suffix)65 to 125°C

14-F 14-F	er Dissipation*  Pin Side braze DIP**  Pin CerDIP***  825 mW  Pin Plastic DIP****  470 mW
The	rmal Resistance ( $\theta_{JA}$ , J Package) 0.16°C /mW
* ** **	All leads soldered or welded to PC board. Derate 11 mW/°C above 75°C. Derate 1.1 mW/°C above 75°C. * Derate 6.5 mW /°C above 25°C.

LECTRICAL CHARACTERISTICS				LIMITS						1 1
		Unless Otherwise Specified: V+ = 15 V, V <sub>L</sub> = 5 V V- = -15 V, V <sub>B</sub> = 0 V		1=25°C 2=125,70°C 3=-55, 0°C		A SUFFIX -55 to 125°C		C SUFFIX 0 TO 70°C		
PARAMETER	SYMBOL			TEMP	TYP °	MIN	MAX	MINp	махь	UNIT
OUTPUT										
Output Voltage HIGH (V+ to V <sub>O</sub> )	∨он/∨он		I <sub>OUT</sub> = 1 mA	1,2 3	0.7		1 1.1		1 1.1	
		V <sub>IH</sub> = 2.0 V	I <sub>OUT</sub> = 40 mA	1,3	1.5		2.5 3.1		2.5 3.1	v
Output Voltage LOW (V <sub>O</sub> to V-)	V <sub>OL</sub> /V <sub>OL</sub>	or V <sub>iL</sub> = 0.8	I <sub>OUT</sub> = 1 mA	1,2,3	-0.75	-1.2		-1.2		
			I <sub>OUT</sub> = 40 mA	1,3 2	-2.2	-3 -4		-3 -4		
INPUT										
Input Current Voltage HIGH	I <sub>INH</sub>	V <sub>IN</sub> = 3 V		1 2	1		5 5000		5 5000	nA
Input Current Voltage LOW	I <sub>INL</sub>	V <sub>11</sub>	N = 0 V	1,2 3	-25	-50 -100		-50 -100		μА
DYNAMIC										
Switching Time Low to High, Delay Plus Rise Time	t (+)	See Sw	vitching Time st Circuit	1	80		170		170	ns
Switching Time High to Low, Delay Plus Fall Time	t (-)	1	= 35 pF)	1	90		200		200	





ELECTRICAL CHARACT	ERISTICS	а			-				
		Test Conditions	LIMITS						
PARAMETER		Unless Otherwise Specified: $1=25^{\circ}$ 2=125 V+ = 15 V, V <sub>L</sub> = 5 V $3=-55$		1=25°C 2=125,70°C 3=-55, 0°C		A SUFFIX -55 to 125°C		C SUFFIX 0 TO 70°C	
	SYMBOL	V- = -15 V, V <sub>R</sub> = 0 V	TEMP	TYP °	MIN <sub>p</sub>	MAX	MIN	MAX	UNIT
SUPPLY									
Switching Crossover Level	v <sub>xo</sub>	C <sub>L</sub> :: 200 pF	1	0.9					٧
Positive Supply Current	1+		1			0.1		0.1	
Logic Supply Current	Ιι	V <sub>IN1</sub> = V <sub>IN2</sub> = 0 V No Load	1	3.2	1.00	4		4	
Negative Supply Current	1		1	-2.2	-3.0		-3.0		mA
Reference Supply Current	IR		1	1.0		1.5		1.5	

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

### DIE TOPOGRAPHY






# SCHEMATIC DIAGRAM (One Channel)






### SWITCHING TIME TEST CIRCUITS

							V	N	
TEST #	VL	VR	V+	V-	CL	R∟	V <sub>IL</sub>	V <sub>IH</sub>	WAVE- FORMS
1	5 V	0.7 🗸	10 V		200 pF	_	1 V	3.5 ∨	A .
2	5 V	0.7 V	15 V	0	0	510Ω	1 ∨	3.5 V	В
3	5 V	0.7 ∨	10 V	0	200 pF	_	1 V	3.5 V	В
4	5 V	0.7 🗸	10 ∨	0	1000 pF	-	1 V	3.5 ∨	В
5	5 V	0	15 V	-15 V	200 pF	-	0	3.5 V	В
6	5 V	0	15 V	-15 ∨	1000 pF	- 1	0	3.5 ∨	В



Test Conditions





	Test 2	Tests	s 5 & 6	Tests	3 & 4	
		V+ = 15 V,	V- = -15 V	/, V- = 0 V		
	Resistive	Capacit	ive Load	Capacit	ive Load	
Parameter	I <sub>O</sub> = 25 mA	200 pF	1000 pF	200 pF	1000 pF	Units
Low-to-High						
Delay Time, t <sub>D</sub> +	70	95	220	110	230	ns
Rise Time, t <sub>R</sub> +	35	60	240	55	200	ns
High-to-Low						
Delay Time, t <sub>D</sub> -	50	50	80	55	80	ns
Fall Time, t <sub>F</sub> -	25	110	400	80	275	ns


Typical Switching Times


# Siliconix incorporated


# TYPICAL CHARACTERSITICS

















8-18





### TYPICAL CHARACTERSITICS




















40 mA LOAD, V+ = 20 V, V- = 0 V Switching Waveform



+40 mA LOAD, V+ = 10 V, V- = -10 V Switching Waveform

For proper performance of the D169 circuit, certain guidelines must be followed for the power supply and input terminals. These are listed below.

TERMINAL	ALLOWABLE CONDITIONS
V+ (Pin 6) V- (Pin 9)	Any positive voltage Any negative voltage or zero volts
V <sub>B</sub> (Pln 8)	≥ V <sub>EE</sub> + 1 V (Input Threshold = V <sub>R</sub> + 1.4 V)
V <sub>1</sub> (Pin 7)	V <sub>L</sub> - V <sub>R</sub> ≥ 4 V
IN1L, IN2L (Pins 5, 10)	≥ V <sub>EE</sub> + 1 V
IN1H, IN2H (Pins 5, 10)	≥V <sub>FF</sub> + 3 V

### CIRCUIT OPERATION

The D169 circuit has three sections: (1) an input level detector, (2) a level shifter, and (3) a pair of complementary emitter-follower outputs. This arrangement provides a high input impedance, high output drive capability, and compatibility with a wide range of power supply levels. The input threshold level can be easily varied to accept various logic levels. Output swing is set by the V+ and V- power supply levels.

### **Level Detector**

Transistors  $Q_1$  and  $Q_2$  form a differential input pair. Transistor  $Q_0$ , resistor  $R_1$ , and diodes  $D_1$  and  $D_2$  form a current source of about 1 mA which drives the common emitter connection. The voltage between supply levels  $V_L$  and  $V_R$  determines the trip point where the circuit changes state. With  $V_R$  grounded, the trip point is about 1.4 volts, depending somewhat on the voltage  $V_L.$  The input characteristics are shown in Figure 5.

### Level Shifter

Schottky-clamped transistors  $Q_3$  and  $Q_4$  along with P-channel MOSFETs  $Q_5$  and  $Q_6$  form a complementary-coupled switching stage. This configuration draws no idle current and permits a change of state within 100 ns after the input signal passes the trip point. The circuit delays are such that the



### CIRCUIT OPERATION (Cont'd)

that the switching action approaches a "break-before-make" sequence as shown in Figure 15. The response times are essentially independent of the input signal level and rise time.

The time measured from the input signal step to where the output waveforms from OUT and OUT cross is called cross-over time. The voltage level at that time with respect to V- is called crossover voltage. This point is of importance when driving certain loads where a break-before-make action is necessary to avoid high current surges. The crossover time is essentially independent of output voltage swing, but is affected by the load capacitance as shown in Figure 7. The delay time of the negative going waveform from OUT and OUT is not

significantly affected by load capacitance; however the delay time of the positive going waveform experiences a delay which is fairly sensitive to load capacitance. This feature reduces the dependence of crossover voltage on the load capacitance as shown in Figure 8. However, the output voltage swing does exert considerable influence upon crossover level as indicated in Figure 9.

In order to provide adequate drive to  $Q_3$  and  $Q_4$ , the voltage at the collector of the differential pair must be more positive than the V- level plus the base emitter drop of the schottky transistors. This dictates that the "low" level of  $V_{IN}$  should exceed V- by at least one volt.

### **APPLICATIONS**

### Totem-Pole Driver with Bootstrapping

When driving MOSPOWER in a totem-pole output configuration (see Figure 17), it is necessary to have the gate voltage 10 to 15 volts positive with respect to the source in order to handle load currents near the MOSPOWER maximum ratings. The D169 lends itself to bootstrapping because of its high voltage ratings.

In the circuit shown, the voltage on the 2000 pF bootstrap capacitors is applied via diode "OR" gates to the V+ terminal; therefore, regardless of which output is high, 30 V is present at V+. Maximum switching frequency is determined by the input capacitance of the MOSPOWER transistors used.





Figure 17. Totem-Pole Driver with Bootstrapping



### APPLICATIONS (Cont'd)

# Voltage-to-Frequency Converter

A simple, low-cost VFC can be designed using the D169 and a single op amp (see figure 18). The D169 serves as a level detector and provides complementary outputs. The op amp is used to integrate the input signal  $V_{IN}$  with a time constant of  $R_1C_1$ . The input, which must be negative, causes a positive ramp at the output of the integrator which is then summed with a negative zener voltage. When the ramp is positive enough to cause the D169 input (pin 10) to exceed the logic threshold of 1.4 V, then the D169 outputs change state and

OUT 2 flips from negative to positive. This positive output of approximately 11 V puts transistor Q  $_{\rm 1}$  into saturation which then resets the integrator to near zero. The integrator peak differential voltage  $\Delta V$  will be approximately 9.2 V. The output frequency f  $_{\rm O}$ , neglecting the short reset interval, will be

$$f_O = \frac{1}{R_1 C_1 \Delta V} V_{IN}, V_{IN} < 0$$

The pulse repetition rate,  $f_{\rm O}$ , is directly proportional to the negative input voltage  $V_{\rm IN}$ .




Figure 18. D169 Used as a Voltage-to-Frequency Converter

### H-BRIDGE SWITCH APPLICATION




Figure 19. Driver for MOSPOWER H-Switch