

Features

256Kx32 bit BiCMOS and CMOS Static Random Access Memory

- Access Times
BiCMOS: 10, 12 and 15ns
CMOS: 20ns
- Individual Byte Writes
- Output Enable Function
- Fully Static, No Clocks
- TTL Compatible I/O

High Density Package

- 80 Pin SIMM, Gold Contacts No. 353
- Common Data Inputs and Outputs

Single +5V (±10%) Supply Operation

256Kx32 Static RAM CMOS, High Speed Module


The EDI9F32255B/C is a high speed 8 megabit Static RAM module organized as 256K words by 32 bits. This module is constructed from eight 256Kx4 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.

Read operations are performed in x32 transfers. Writing can be executed on individual bytes or any combination of multiple bytes.


The EDI9F32255B/C is offered in a 80 pin SIMM package which enable 8 megabits of memory to be placed in less than 1.6 square inches of board space.

All inputs and outputs are TTL compatible and operate from a single 5V supply.

Pin Configurations and Block Diagram



A0-A17	Address Inputs
E	Chip Enable
W0-W3	Write Enables
G	Output Enable
DQ0-DQ31	Common Data Input/Output
VCC	Power (+5V±10%)
VSS	Ground



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •
Electronic Designs Europe Ltd. • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF
 United Kingdom • 01276 472637 • FAX: 01276 473748



Absolute Maximum Ratings*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0 °C to +70 °C
Industrial	-40 °C to +85 °C
Storage Temperature, Plastic	-55 °C to +125 °C
Power Dissipation	8 Watt
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	VCC+0.3V	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC Test Conditions

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	1.5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 50pF

(note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)

DC Electrical Characteristics

Parameter	Sym	Conditions	Min	Max			Units
				10ns	12ns	15/20ns	
Operating Power Supply Current	ICC1	$\overline{W}, \overline{E\overline{O}}, \overline{E\overline{I}} = VIL, I/O = 0mA$	1,320	1,240	1,160		mA
Standby (TTL) Power Supply Current	ICC2	$\overline{E\overline{O}} \text{ or } \overline{E\overline{I}} \cdot VIH, VIN = VIL \text{ or } VIN \cdot VIH$	960	960	960		mA
Full Standby CMOS Power Supply Current	ICC3	$\overline{E\overline{O}}, \overline{E\overline{I}} \cdot VCC - 0.2V, VIN = VCC - 0.2V \text{ or } VIN - 0.2V$	160	160	160		mA
Input Leakage Current	ILI	$VIN = 0V \text{ to } VCC$	--	±80	±80	±80	µA
Output Leakage Current	ILO	$V I/O = 0V \text{ to } VCC$	--	±20	±20	±20	µA
Output High Voltage	VOH	$IOH = -4.0mA$	2.4	--	--	--	V
Output Low Voltage	VOL	$IOL = 8.0mA$	--	0.4	0.4	0.4	V

Truth Table

\overline{E}	\overline{W}	\overline{G}	Mode	Output	Power
H	X	X	Standby	HIGH Z	ICC3
L	H	L	Read	DOUT	ICC1
L	L	X	Write	DIN	ICC1
L	H	H	Output Deselect	HIGH Z	ICC1

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	60	pF
Data Lines	CD/Q	20	pF
Chip Enable	CC	60	pF
Write Enable, Output Enable	CN	20	pF

These parameters are sampled, not 100% tested.


AC Characteristics Read Cycle

Parameter	Symbol		10ns*		12ns*		15ns*		20ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	10		12		15		20		ns
Address Access Time	TAVQV	TAA		10		12		15		20	ns
Chip Enable Access	TELOV	TACS		10		12		15		20	ns
Chip Enable to Output in Low Z (1)	TELOX	TCLZ	3		3		3		3		ns
Chip Disable to Output in High Z (1)	TEHOZ	TCHZ		5		6		8		10	ns
Output Hold from Address Change	TAVOX	TOH	3		3		3		3		ns
Output Enable to Output Valid	TGLQV	TOE		5		5		6		13	ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	0		0		0		0		ns
Output Disable to Output in High Z (1)	TGHQZ	TOHZ		4		4		5		8	ns


Note 1: Guaranteed but not tested.

*BICMOS

Read Cycle 1 - \overline{W} High, \overline{G} , $\overline{C\bar{O}}$ or $\overline{CE1}$ Low



Read Cycle 2 - \overline{W} High




AC Characteristics Write Cycle

Parameter	Symbol		10ns*		12ns*		15ns*		20ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	10		12		15		20		ns
Chip Enable to End of Write	TELWH	TCW	7		8		10		15		ns
	TWLEH	TCW	7		8		10		15		ns
Address Setup Time	TAVWL	TAS	0	0	0	0	0	0	0	0	ns
	TAVEL	TAS	0	0	0	0	0	0	0	0	ns
Address Valid to End of Write	TAVWH	TAW	7		8		10		15		ns
	TAVEH	TAW	7		8		10		15		ns
Write Pulse Width	TWLWH	TWP	7		8		10		15		ns
	TELEH	TWP	7		8		10		15		ns
Write Recovery Time	TWHAX	TWR	0	0	0	0	0	0	0	0	ns
	TEHAX	TWR	0	0	0	0	0	0	0	0	ns
Data Hold Time	TWHDX	TDH	3	3	3	3	3	3	3	3	ns
	TEHDX	TDH	3	3	3	3	3	3	3	3	ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	5	0	6	0	7	0	10	ns
Data to Write Time	TDVWH	TDW	5	6	6	7	7	12	12	12	ns
	TDVEH	TDW	5	6	6	7	7	12	12	12	ns
Output Active from End of Write (1)	TWHQX	TWLZ	2	2	2	2	2	3	3	3	ns


Note 1: Parameter guaranteed, but not tested.

*BICMOS

Write Cycle 1 - \bar{W} Controlled



Write Cycle 2 - \bar{E} Controlled



Ordering Information

Part Number	Speed (ns)	Package No.
EDI9F32255B10MMC	10	353
EDI9F32255B12MMC	12	353
EDI9F32255B15MMC	15	353
EDI9F32255C20MMC	20	353

Note 1: Available with Gold Contacts Only.

Package Description

Package No. 353
80 lead SIM

