## CD Diqital Sianal Processor with Built-in Diaital Servo and DAC

 For the availabilitity of this product, please contact the sales office.
## Description

The CXD3018Q/R is a digital signal processor LSI for CD players. This LSI incorporates a digital servo, digital filter, zero detection circuit, 1-bit DAC and analog low-pass filter on a single chip.

## Features

Digital Signal Processor (DSP) Block

- Playback mode which supports CAV (Constant Angular Velocity)
- Frame jitter free
- $0.5 \times$ to $4 \times$ continuous playback possible
- Allows relative rotational velocity readout
- Supports spindle external control
- Wide capture range playback mode
- Spindle rotational velocity following method
- Supports $1 \times$ speed to $4 \times$ speed playback
- 16K RAM
- EFM data demodulation
- Enhanced EFM frame sync signal protection
- SEC strategy-based error correction
- Subcode demodulation and Sub Q data error detection
- Digital spindle servo
- 16-bit traverse counter
- Asymmetry compensation circuit
- CPU interface on serial bus
- Error correction monitor signal, etc. output from a new CPU interface
- Servo auto sequencer
- Digital audio interface outputs
- Digital level meter, peak meter
- CD TEXT data demodulation


## Digital Servo (DSSP) Block

- Microcomputer software-based flexible servo control
- Offset cancel function for servo error signal
- Auto gain control function for servo loop
- E:F balance, focus bias adjustment functions
- Surf jump function supporting micro two-axis
- Tracking filter: 6 stages, focus filter: 5 stages

Digital Filter, DAC and Analog Low-Pass Filter Blocks

- DBB (digital bass boost) function
- Double-speed playback supported
- Digital de-emphasis
- Digital attenuation
- Zero detection function
- 8Fs oversampling digital filter



## Applications

CD players

## Structure

Silicon gate CMOS IC

## Absolute Maximum Ratings

- Supply voltage VDD
- Input voltage VI
- Output voltage Vo
(Vss -0.5 V to V dd +0.5 V )
-0.5 to $+4.6 \quad \mathrm{~V}$
(Vss -0.5 V to $\mathrm{V} d \mathrm{D}+0.5 \mathrm{~V}$ )
- Storage temperature

Tstg $\quad-55$ to $+150 \quad{ }^{\circ} \mathrm{C}$

- Supply voltage difference

$$
\text { Vss - AVss } \quad-0.3 \text { to }+0.3 \quad \mathrm{~V}
$$

Note) AVdd includes XVdd and $A V$ ss includes $X V$ ss.

## Recommended Operating Conditions

| - Supply voltage VDD |  |  |
| :--- | :---: | :---: |
| - Operating temperature |  |  |
| Topr |  | 2.7 to 3.6 |
| Playback <br> speed VDD [V]  <br>  CD-DSP block DAC block <br> $4 \times$ 2.7 to 3.6  <br> $2 \times$ 2.7 to 3.6 2.7 to 3.6 <br> $1 \times$ 2.7 to 3.6 2.7 to 3.6 |  |  |

## I/O Capacitance

| - Input pin | CI | $9($ Max. $)$ | pF |
| :--- | :--- | :---: | :---: |
| - Output pin | Co | 11 (Max.) | pF |
| - I/O pin | $\mathrm{Cl} / \mathrm{O}$ | 11 (Max.) | pF |

$\begin{array}{ll}\bullet & \\ \text { Note) Measurement conditions } & \begin{array}{l}\mathrm{VDD}=\mathrm{VI}_{\mathrm{I}}=0 \mathrm{~V} \\ \mathrm{fM}=1 \mathrm{MHz}\end{array}\end{array}$
$f \mathrm{M}=1 \mathrm{MHz}$ operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram



## Pin Configuration (CXD3018Q)



Pin Configuration (CXD3018R)


## Pin Description

| Pin No. |  | Symbol | 1/O | Output values | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CXD } \\ & 3018 R \end{aligned}$ | $\begin{aligned} & \text { CXD } \\ & 3018 Q \end{aligned}$ |  |  |  |  |
| 1 | 3 | SQSO | 0 | 1, 0 | Sub Q 80-bit, PCM peak and level data outputs. CD TEXT data output. |
| 2 | 4 | SQCK | 1 |  | SQSO readout clock input. |
| 3 | 5 | SBSO | 0 | 1, 0 | Sub P to W serial output. |
| 4 | 6 | EXCK | 1 |  | SBSO readout clock input. |
| 5 | 7 | XRST | 1 |  | System reset. Reset when low. |
| 6 | 8 | SYSM | 1 |  | Mute input. Muted when high. |
| 7 | 9 | DATA | 1 |  | Serial data input from CPU. |
| 8 | 10 | XLAT | 1 |  | Latch input from CPU. Serial data is latched at the falling edge. |
| 9 | 11 | CLOK | 1 |  | Serial data transfer clock input from CPU. |
| 10 | 12 | SENS | 0 | 1, 0 | SENS output to CPU. |
| 11 | 13 | SCLK | 1 |  | SENS serial data readout clock input. |
| 12 | 14 | PWMI | 1 |  | Spindle motor external control input. |
| 13 | 15 | Vdo | - | - | Digital power supply. |
| 14 | 16 | Vdo | - | - | Digital power supply. |
| 15 | 17 | ATSK | I/O | 1, 0 | Anti-shock input/output. |
| 16 | 18 | SPOA | 1 |  | Microcomputer extension interface (input A) |
| 17 | 19 | SPOB | 1 |  | Microcomputer extension interface (input B) |
| 18 | 20 | XLON | 0 | 1,0 | Microcomputer extension interface (output) |
| 19 | 21 | WFCK | 0 | 1,0 | WFCK output. |
| 20 | 22 | XUGF | 0 | 1,0 | XUGF output. MINT1 or RFCK is output by switching with the command. |
| 21 | 23 | XPCK | 0 | 1, 0 | XPCK output. MNTO is output by switching with the command. |
| 22 | 24 | GFS | 0 | 1, 0 | GFS output. MNT3 or XROF is output by switching with the command. |
| 23 | 25 | C2PO | 0 | 1,0 | C2PO output. GTOP is output by switching with the command. |
| 24 | 26 | SCOR | 0 | 1,0 | Outputs a high signal when either subcode sync S0 or S1 is detected. |
| 25 | 27 | C4M | 0 | 1,0 | 4.2336MHz output. In CAV-W mode, 1/4 frequency division output for VCKI. |
| 26 | 28 | WDCK | 0 | 1,0 | Word clock output. $\mathrm{f}=2 \mathrm{Fs}$. |
| 27 | 29 | COUT | I/O | 1,0 | Track count signal input/output. |
| 28 | 30 | MIRR | I/O | 1, 0 | Mirror signal input/output. |
| 29 | 31 | DFCT | I/O | 1, 0 | Defect signal input/output. |
| 30 | 32 | FOK | I/O | 1,0 | Focus OK signal input/output. |
| 31 | 33 | LOCK | 1/O | 1,0 | GFS is sampled at 460 Hz ; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. Or input when LKIN $=1$. |
| 32 | 34 | MDP | 0 | 1, Z, 0 | Spindle motor servo control output. |


| Pin No. |  | Symbol | 1/O | Output values | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { CXD } \\ 3018 R \end{array}$ | $\begin{array}{l\|} \hline \text { CXD } \\ 3018 Q \end{array}$ |  |  |  |  |
| 33 | 35 | SSTP | 1 |  | Disc innermost track detection signal input. |
| 34 | 36 | FSTO | 0 | 1, 0 | 2/3 frequency division output for XTAI pin. |
| 35 | 37 | FSTI | 1 |  | 2/3 frequency division input for XTAI pin. |
| 36 | 38 | SFDR | 0 | 1, 0 | Sled drive output. |
| 37 | 39 | SRDR | 0 | 1,0 | Sled drive output. |
| 38 | 40 | TFDR | 0 | 1, 0 | Tracking drive output. |
| 39 | 41 | TRDR | $\bigcirc$ | 1, 0 | Tracking drive output. |
| 40 | 42 | FFDR | 0 | 1, 0 | Focus drive output. |
| 41 | 43 | FRDR | 0 | 1, 0 | Focus drive output. |
| 42 | 44 | Vss | - | - | Digital GND. |
| 43 | 45 | Vss | - | - | Digital GND. |
| 44 | 46 | TEST | 1 |  | Test pin. Normally, GND. |
| 45 | 47 | TES1 | 1 |  | Test pin. Normally, GND. |
| 46 | 48 | XTSL | 1 |  | Crystal selection input. Low when the crystal is 16.9344 MHz ; high when the crystal is 33.8688 MHz . |
| 47 | 49 | VC | 1 |  | Center voltage input. |
| 48 | 50 | FE | 1 |  | Focus error signal input. |
| 49 | 51 | SE | 1 |  | Sled error signal input. |
| 50 | 52 | NC |  |  |  |
| 51 | 53 | TE | 1 |  | Tracking error signal input. |
| 52 | 54 | CE | 1 |  | Center servo analog input. |
| 53 | 55 | RFDC | 1 |  | RF signal input. |
| 54 | 56 | ADIO | 0 | Analog | Test pin. No connected. |
| 55 | 57 | AVss0 | - | - | Analog GND. |
| 56 | 58 | IGEN | 1 |  | Operational amplifier constant current input. |
| 57 | 59 | AVdo 0 | - | - | Analog power supply. |
| 58 | 60 | ASYO | 0 | 1, 0 | EFM full-swing output. (low = Vss, high = VDD) |
| 59 | 61 | ASYI | 1 |  | Asymmetry comparator voltage input. |
| 60 | 62 | BIAS | 1 |  | Asymmetry circuit constant current input. |
| 61 | 63 | RFAC | 1 |  | EFM signal input. |
| 62 | 64 | AVss3 | - | - | Analog GND. |
| 63 | 65 | CLTV | 1 |  | Multiplier VCO1 control voltage input. |
| 64 | 66 | FILO | 0 | Analog | Master PLL filter output. (slave = digital PLL) |
| 65 | 67 | FILI | 1 |  | Master PLL filter input. |
| 66 | 68 | PCO | 0 | 1, Z, 0 | Master PLL charge pump output. |


| Pin No. |  | Symbol | I/O | Output values | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { CXD } \\ 3018 R \end{array}$ | $\begin{array}{\|l\|} \hline \text { CXD } \\ 3018 Q \end{array}$ |  |  |  |  |
| 67 | 69 | AVdo3 | - | - | Analog power supply. |
| 68 | 70 | VCTL | 1 |  | Wide-band EFM PLL VCO2 control voltage input. |
| 69 | 71 | VCKI | 1 |  | Wide-band EFM PLL VCO2 oscillation input. |
| 70 | 72 | V16M | 0 | 1, 0 | Wide-band EFM PLL VCO2 oscillation output. |
| 71 | 73 | VPCO | 0 | 1, Z, 0 | Wide-band EFM PLL charge pump output. |
| 72 | 74 | Vss | - | - | Digital GND. |
| 73 | 75 | TES2 | 1 |  | Test pin. Normally GND. |
| 74 | 76 | VDD | - | - | Digital power supply. |
| 75 | 77 | DOUT | 0 | 1,0 | Digital Out output. |
| 76 | 78 | LRCK | 0 | 1,0 | D/A interface. LR clock output $f=F s$. |
| 77 | 79 | KRCKI | I |  | D/A interface. LR clock input. |
| 78 | 80 | PCMD | 0 | 1, 0 | D/A interface. Serial data output. (two's complement, MSB first) |
| 79 | 81 | PCMDI | 1 |  | D/A interface. Serial data input. (two's complement, MSB first) |
| 80 | 82 | BCK | 0 | 1,0 | D/A interface. Bit clock output. |
| 81 | 83 | BCKI | 1 |  | D/A interface. Bit clock input. |
| 82 | 84 | EMPH | 0 | 1, 0 | Outputs a high signal when the playback disc has emphasis, and a low signal when there is no emphasis. |
| 83 | 85 | EMPHI | 1 |  | Inputs a high signal when de-emphasis is on, and a low signal when de-emphasis is off. |
| 84 | 86 | XVDD | - | - | Master clock power supply. |
| 85 | 87 | XTAI | 1 |  | Crystal oscillation circuit input. Master clock is externally input from this pin. |
| 86 | 88 | XTAO | 0 |  | Crystal oscillation circuit output. |
| 87 | 89 | XVss | - | - | Master clock GND. |
| 88 | 90 | AVdo1 | - | - | Analog power supply. |
| 89 | 91 | AOUT1 | 0 |  | L ch analog output. |
| 90 | 92 | AIN1 | 1 |  | L ch operational amplifier input. |
| 91 | 93 | LOUT1 | 0 |  | L ch LINE output. |
| 92 | 94 | AVss1 | - | - | Analog GND. |
| 93 | 95 | AVss2 | - | - | Analog GND. |
| 94 | 96 | LOUT2 | 0 |  | R ch LINE output. |
| 95 | 97 | AIN2 | 1 |  | R ch operational amplifier output. |
| 96 | 98 | AOUT2 | 0 |  | R ch analog output. |
| 97 | 99 | AVdo2 | - | - | Analog power supply. |


| Pin No. |  |  |  | Sutput |  | Description |
| :---: | :--- | :--- | :---: | :---: | :--- | :--- |
| CXD <br> $3018 R$ | CXD <br> $3018 Q$ | Symbol | I/O | Output <br> values |  |  |
| 98 | 100 | RMUT | O | 1,0 | R ch zero detection flag. |  |
| 99 | 1 | LMUT | O | 1,0 | L ch zero detection flag. |  |
| 100 | 2 | NC |  |  |  |  |

Notes) • PCMD is a MSB first, two's complement output.

- GTOP is used to monitor the frame sync protection status. (High: sync protection window released.)
- XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before sync protection.
- XPCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide.
- The GFS signal goes high when the frame sync and the insertion timing match.
- RFCK is derived from the crystal accuracy, and has a cycle of $136 \mu \mathrm{~s}$.
- C2PO represents the data error status.
- XROF is generated when the 16K RAM exceeds the $\pm 4$ frame jitter margin.

Monitor Pin Output Combinations

| Command bit |  |  | Output data |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MTSL1 | MTSL0 |  |  |  |  |  |
| 0 | 0 | XUGF | XPCK | GFS | C2PO |  |
| 0 | 1 | MNT1 | MNT0 | MNT3 | C2PO |  |
| 1 | 0 | RFCK | XPCK | XROF | GTOP |  |

## Electrical Characteristics

1. DC Characteristics

| Item |  |  | Conditions | Min. | Typ. | Max. | Unit | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage (1) | High level | VIH1 |  | 0.7VdD |  |  | V | *1, *11 |
|  | Low level | VIL1 |  |  |  | 0.2VDD | V |  |
| Input voltage (2) | High level | VIH2 | $\mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}$ | 0.8Vdd |  |  | V | *2, *3 |
|  | Low level | VIL2 |  |  |  | 0.2VDD | V |  |
| Input voltage (3) | High level | VIH3 | $V_{I} \leq 5.5 \mathrm{~V}$ <br> Schmitt input | 0.8Vdd |  |  | V | *4, *5 |
|  | Low level | VIL3 |  |  |  | 0.2Vdd | V |  |
| Input voltage (4) |  | VIN4 | Analog input | Vss |  | VDD | V | *6, *7 |
| Output voltage (1) | High level | Voh1 | $\begin{aligned} & \mathrm{loH}=-4 \mathrm{~mA} \\ & \mathrm{loL}=4 \mathrm{~mA} \end{aligned}$ | VDD - 0.4 |  | VdD | V | $\begin{aligned} & * 8, * 10, \\ & *_{11} \end{aligned}$ |
|  | Low level | Vol1 |  | 0 |  | 0.4 | V |  |
| Output voltage (2) | High level | Voh2 | $\begin{aligned} & \mathrm{IOH}=-0.28 \mathrm{~mA} \\ & \mathrm{IoL}=0.36 \mathrm{~mA} \end{aligned}$ | VDD - 0.5 |  | VDD | V | *9 |
|  | Low level | Vol2 |  | 0 |  | 0.4 | V |  |
| Input leak current (1) |  | ILII | $\mathrm{V}_{\mathrm{I}}=\mathrm{Vss}$ or V DD | -10 |  | 10 | $\mu \mathrm{A}$ | *1 |
| Input leak current (2) |  | ILI2 | V I $=0$ to 5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ | *2, *4 |
| Input leak current (3) |  | ILI3 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}$ SS or $\mathrm{V}_{\text {dD }}$ | -40 |  | 40 | $\mu \mathrm{A}$ | *11 |
| Input leak current (4) |  | ILI4 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V | -40 |  | 40 | $\mu \mathrm{A}$ | *3, *5 |
| Input leak current (5) |  | ILI5 | $\begin{aligned} & \mathrm{VI}=0.25 \mathrm{VDD} \\ & \text { to } 0.75 \mathrm{VDD} \end{aligned}$ | -40 |  | 40 | $\mu \mathrm{A}$ | *6 |
| Tri-state pin output leak current |  | ILo | VI = Vss or VDD | -40 |  | 40 | $\mu \mathrm{A}$ | *10 |

## 1-1. Applicable pins and classification

*1 CMOS level input pins (1) :
TEST, TES1, TES2
*2 CMOS level input pins (2) :
SYSM, DATA, XLAT, PWMI, SSTP, FSTI, XTSL, LRCKI, PCMDI, BCKI, EMPHI
*3 CMOS level input pin (3) :
EXCK
*4 CMOS schmitt input pins (1) :
SQCK, XRST, CLOK
*5 CMOS schmitt input pins (2) :
SCLK, SPOA, SPOB
*6 Analog input pins (1) :
ASYI, CLTV, FILI, VCTL,RFAC
*7 Analog input pins (2) :
VC, FE, SE, TE, CE, RFDC
*8 Normal output pins (1) :
SQSO, SBSO, XLON, WFCK, XUGF, XPCK, GFS, C2PO, SCOR, C4M, WDCK, FSTO, SFDR, SRDR, TFDR, TRDR, FRDR, ASYO, DOUT, LRCK, PCMD, BCK, EMPH, RMUT, LMUT
*9 Normal output pin (2) :
FILO
*10 Tri-state output pins: SENS, MDP, FFDR, PCO, VPCO
*11 Normal input/output pins:
ATSK, COUT, MIRR, DFCT, FOK, LOCK
Note) When the external pull-down resistors are connected to the pins ${ }^{* 2}$ and ${ }^{* 3}$, the resistance applied to these pins should be $5 \mathrm{k} \Omega$ or less in total.

## 2. AC Characteristics

(1) XTAI pin
(a) When using self-excited oscillation

$$
\left(\mathrm{VDD}=\mathrm{AVDD}=3.3 \pm 0.3 \mathrm{~V}, \mathrm{Topr}=-20 \text { to }+75^{\circ} \mathrm{C}\right)
$$

| Item | Symbol | Min. | Typ. | Max. | Unit |
| ---: | :--- | :---: | :---: | :---: | :---: |
| Oscillation <br> frequency | fmax | 7 |  | 34 | MHz |

(b) When inputting pulses to XTAI pin

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High level pulse width | twhx | 13 |  | 500 | ns |
| Low level pulse width | twlx | 13 |  | 500 | ns |
| Pulse cycle | tck | 26 |  | 1,000 | ns |
| Input high level | VIHX | VDD - 1.0 |  |  | V |
| Input low level | Vilx |  |  | 0.8 | V |
| Rise time, fall time | $t_{R}, t_{F}$ |  |  | 10 | ns |


(c) When inputting sine waves to XTAI pin via a capacitor

| $\left(\mathrm{VDD}=\mathrm{AVDD}=3.3 \pm 0.3 \mathrm{~V}\right.$, Topr $=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Item | Symbol | Min. | Typ. | Max. | Unit |
| Input amplitude | V I | 2.0 |  | VdD +0.3 | $\mathrm{Vp}-\mathrm{p}$ |

(2) CLOK, DATA, XLAT, COUT, SQCK, and EXCK pins
$\left(\mathrm{VdD}=\mathrm{AVdD}=3.3 \pm 0.3 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}\right.$, Topr $=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Clock frequency | fck |  |  | 0.65 | MHz |
| Clock pulse width | twck | 750 |  |  | ns |
| Setup time | tsu | 300 |  |  | ns |
| Hold time | tH | 300 |  |  | ns |
| Delay time | to | 300 |  |  | ns |
| Latch pulse width | twL | 750 |  |  | ns |
| EXCK, SQCK frequency | fT |  |  | $0.65^{\text {Note })}$ | MHz |
| EXCK, SQCK pulse width | fwT | $750^{\text {Note) }}$ |  |  | ns |



Note) In quasi double-speed playback mode, except when SQSO is Sub Q Read, the SQCK maximum operating frequency is 300 kHz and its minimum pulse width is $1.5 \mu \mathrm{~s}$.
(3) BCKI, LRCKI and PCMDI pins (VDD $=A V D D=3.3 \pm 0.3 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Topr}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| BCK pulse width | tw |  | 94 |  |  | ns |
| DATAL, R setup time | tsu |  | 18 |  |  | ns |
| DATAL, R hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 18 |  |  | ns |
| LRCK setup time | tsu |  | 18 |  |  | ns |


(4) SCLK pin


| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SCLK frequency | fscLk |  |  | 16 | MHz |
| SCLK pulse width | tspw | 31.3 |  |  | ns |
| Delay time | toLs | 15 |  |  | $\mu \mathrm{~s}$ |

(5) COUT, MIRR and DFCT pins

Operating frequency ( $\mathrm{VDD}=\mathrm{AV} D=3.3 \pm 0.3 \mathrm{~V}, \mathrm{VSs}=\mathrm{AVSs}=0 \mathrm{~V}$, $\mathrm{Topr}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| COUT maximum <br> operating frequency | fcout | 40 |  |  | kHz | $*_{1}$ |
| MIRR maximum <br> operating frequency | fmIRR | 40 |  |  | kHz | $*_{2}$ |
| DFCT maximum <br> operating frequency | fDFCTH | 5 |  |  | kHz | $*_{3}$ |

*1 When using a high-speed traverse TZC
*2


When the RF signal continuously satisfies the following conditions during the above traverse.

- $\mathrm{A}=0.12 \mathrm{~V} D \mathrm{to}$ to $0.26 \mathrm{~V} D \mathrm{D}$
- $\frac{B}{A+B} \leq 25 \%$
*3 During complete RF signal omission
When settings related to DFCT signal generation are Typ.


## 1-bit DAC and LPF Block Analog Characteristics

Analog characteristics (VDD $\left.=\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSs}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions | Crystal | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total harmonic distortion | THD | 1 kHz , 0dB data | 384Fs |  | 0.0080 | 0.0120 | \% |
|  |  |  | 768Fs |  | 0.0080 | 0.0120 |  |
| Signal-to-noise ratio | S/N | $1 \mathrm{kHz}, 0 \mathrm{~dB}$ data (Using A-weighting filter) | 384Fs | 98 | 102 |  | dB |
|  |  |  | 768Fs | 98 | 102 |  |  |

Fs $=44.1 \mathrm{kHz}$ in all cases.
The total harmonic distortion and signal-to-noise ratio measurement circuits are shown below.


LPF external circuit diagram


Block diagram of analog characteristics measurement
$\left(\mathrm{VDD}=\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{Topr}=-20\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Applicable pins |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Output voltage | Vout |  | 1.12 |  | Vrms | $*_{1}$ |
| Load resistance | RL | 8 |  |  | $\mathrm{k} \Omega$ | $*_{1}$ |
| Load capacitance | CL |  |  | 30 | pF | $*_{1}, *_{2}$ |

* Measurement is conducted for the LPF external circuit diagram with the sine wave output of 1 kHz and 0 dB .


## Applicable pins

*1 LOUT1, LOUT2
*2 AOUT1, AOUT2

## Contents

§1. CPU Interface
§1-1. CPU Interface Timing ..... 16
§1-2. CPU Interface Command Table ..... 16
§1-3. CPU Command Presets ..... 27
§1-4. Description of SENS Signals and Commands ..... 33
§2. Subcode Interface
§2-1. P to W Subcode Readout ..... 55
§2-2. $\quad 80$-bit Sub Q Readout ..... 55
§3. Description of Modes
§3-1. CLV-N Mode ..... 60
§3-2. CLV-W Mode ..... 60
§3-3. CAV-W Mode ..... 60
§3-4. VCO-C Mode ..... 61
§4. Description of Other Functions
§4-1. Channel Clock Regeneration by the Digital PLL Circuit ..... 64
§4-2. Frame Sync Protection ..... 66
§4-3. Error Correction ..... 66
§4-4. DA Interface ..... 67
§4-5. Digital Out ..... 69
§4-6. Servo Auto Sequence ..... 69
§4-7. Digital CLV ..... 76
§4-8. CD-DSP Block Playback Speed ..... 77
§4-9. DAC Block Playback Speed ..... 77
§4-10. DAC Block Input Timing ..... 78
§4-11. Description of DAC Block Functions ..... 78
§4-12. LPF Block ..... 82
§4-13. Asymmetry Compensation ..... 83
§4-14. CD Text Data Demodulation ..... 84
§5. Description of Servo Signal Processing System Functions and Commands
§5-1. General Description of Servo Signal Processing System ..... 86
§5-2. Digital Servo Block Master Clock (MCK) ..... 87
§5-3. DC Offset Cancel [AVRG Measurement and Compensation] ..... 88
§5-4. E:F Balance Adjustment Function ..... 89
§5-5. FCS Bias Adjustment Function ..... 89
§5-6. AGCNTL Function ..... 91
§5-7. FCS Servo and FCS Search ..... 93
§5-8. TRK and SLD Servo Control ..... 94
§5-9. MIRR and DFCT Signal Generation ..... 95
§5-10. DFCT Countermeasure Circuit ..... 96
§5-11. Anti-shock Circuit ..... 96
§5-12. Brake Circuit ..... 97
§5-13. COUT Signal ..... 98
§5-14. Serial Readout Circuit ..... 98
$\S 5-15$. Writing to the Coefficient RAM ..... 99
§5-16. PWM Output ..... 99
§5-17. Servo Status Changes Produced by the LOCK Signal ..... 100
§5-18. Description of Commands and Data Sets ..... 100
§5-19. List of Servo Filter Coefficients ..... 124
§5-20. Filter Composition ..... 126
$\S 5-21$. TRACKING and FOCUS Frequency Response ..... 132
§6. Application Circuit ..... 133

| Explanation of abbreviations | AVRG: | Average |
| :--- | :--- | :--- |
|  | AGCNTL: Auto gain control |  |
|  | FCS: | Focus |
|  | TRK: | Tracking |
|  | SLD: | Sled |
|  | DFCT: | Defect |
|  |  | $-15-$ |

## §1. CPU Interface

## §1-1. CPU Interface Timing

- CPU interface

This interface uses DATA, CLOK and XLAT to set the modes.
The interface timing chart is shown below.




- The internal registers are initialized by a reset when XRST $=0$.

Note) Be sure to set SQCK to high when XLAT is low.

## §1-2. CPU Interface Command Table

Total bit length for each register

| Register | Total bit length |
| :---: | :---: |
| 0 to 2 | 8 bits |
| 3 | 8 to 24 bits |
| 4 to 6 | 8 bits |
| 7 | 20 bits |
| 8 | 28 bits |
| 9 | 24 bits |
| A | 28 bits |
| B | 16 bits |
| C | 8 bits |
| D | 16 bits |
| E | 20 bits |

Command Table (\$0X to 1X)

| Register | Command | Address | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  | Data 5 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | FOCUS CONTROL | 0000 | 1 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SERVO ON (FOCUS GAIN NORMAL) |
|  |  |  | 1 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SERVO ON (FOCUS GAIN DOWN) |
|  |  |  | 0 | - | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SERVO OFF, OV OUT |
|  |  |  | 0 | - | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT |
|  |  |  | 0 | - | 1 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SEARCH VOLTAGE DOWN |
|  |  |  | 0 | - | 1 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SEARCH VOLTAGE UP |
| 1 | TRACKING CONTROL | 0001 | 1 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ANTI SHOCK ON |
|  |  |  | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ANTI SHOCK OFF |
|  |  |  | - | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | BRAKE ON |
|  |  |  | - | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | BRAKE OFF |
|  |  |  | - | - | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING GAIN NORMAL |
|  |  |  | - | - | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING GAIN UP |
|  |  |  | - | - | - | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING GAIN UP FILTER SELECT 1 |
|  |  |  | - | - | - | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING GAIN UP FILTER SELECT 2 |

Command Table (\$2X to 3X)

|  | Command | Address | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  | Data 5 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 2 | TRACKING MODE | 0010 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING SERVO OFF |
|  |  |  | 0 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING SERVO ON |
|  |  |  | 1 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FORWARD TRACK JUMP |
|  |  |  | 1 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | REVERSE TRACK JUMP |
|  |  |  | - | - | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED SERVO OFF |
|  |  |  | - | - | 0 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED SERVO ON |
|  |  |  | - | - | 1 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FORWARD SLED MOVE |
|  |  |  | - | - | 1 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | REVERSE SLED MOVE |
| Register | Command | Address |  |  | Data 1 |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  | Data 5 |  |  |  |  |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED KICK LEVEL ( $\pm 1 \times$ basic value) (Default) |
|  |  |  | 0 | 0 | 0 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED KICK LEVEL ( $\pm 2 \times$ basic value) |
|  |  |  | 0 | 0 | 1 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED KICK LEVEL ( $\pm 3 \times$ basic value) |
|  |  |  | 0 | 0 | 1 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED KICK LEVEL ( $\pm 4 \times$ basic value) |

-: don't care
Command Table (\$340X)

| Register | Command | $\begin{array}{\|l\|} \hline \text { Address } 1 \\ \hline \text { D23 to D20 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { Address 2 } \\ \hline \text { D19 to D16 } \\ \hline \end{array}$ | Address 3 <br> D15 to D12 | Address 4 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 0000 | 0 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K00) SLED INPUT GAIN |
|  |  |  |  |  | 0 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K01) <br> SLED LOW BOOST FILTER A-H |
|  |  |  |  |  | 0 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K02) <br> SLED LOW BOOST FILTER A-L |
|  |  |  |  |  | 0 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K03) <br> SLED LOW BOOST FILTER B-H |
|  |  |  |  |  | 0 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | $\begin{aligned} & \text { KRAM DATA (K04) } \\ & \text { SLED LOW BOOST FILTER B-L } \end{aligned}$ |
|  |  |  |  |  | 0 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KDO | KRAM DATA (K05) SLED OUTPUT GAIN |
|  |  |  |  |  | 0 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K06) FOCUS INPUT GAIN |
|  |  |  |  |  | 0 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K07) <br> SLED AUTO GAIN |
|  |  |  |  |  | 1 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K08) <br> FOCUS HIGH CUT FILTER A |
|  |  |  |  |  | 1 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K09) <br> FOCUS HIGH CUT FILTER B |
|  |  |  |  |  | 1 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (KOA) FOCUS LOW BOOST FILTER A-H |
|  |  |  |  |  | 1 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (KOB) FOCUS LOW BOOST FILTER A-L |
|  |  |  |  |  | 1 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (KOC) FOCUS LOW BOOST FILTER B-H |
|  |  |  |  |  | 1 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (KOD) FOCUS LOW BOOST FILTER B-L |
|  |  |  |  |  | 1 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (KOE) <br> FOCUS PHASE COMPENSATE FILTER A |
|  |  |  |  |  | 1 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (KOF) <br> FOCUS DEFECT HOLD GAIN |

Command Table (\$341X)

| Register | Command | Address 1 | Address 2 | Address 3 | Address 4 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 to D16 | D15 to D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 0001 | 0 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K10) <br> FOCUS PHASE COMPENSATE FILTER B |
|  |  |  |  |  | 0 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K11) FOCUS OUTPUT GAIN |
|  |  |  |  |  | 0 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K12) <br> ANTI SHOCK INPUT GAIN |
|  |  |  |  |  | 0 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K13) FOCUS AUTO GAIN |
|  |  |  |  |  | 0 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K14) <br> HPTZC / AUTO GAIN HIGH PASS FILTER A |
|  |  |  |  |  | 0 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K15) <br> HPTZC / AUTO GAIN HIGH PASS FILTER B |
|  |  |  |  |  | 0 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K16) <br> ANTI SHOCK HIGH PASS FILTER A |
|  |  |  |  |  | 0 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K17) <br> HPTZC / AUTO GAIN LOW PASS FILTER B |
|  |  |  |  |  | 1 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K18) FIX |
|  |  |  |  |  | 1 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K19) TRACKING INPUT GAIN |
|  |  |  |  |  | 1 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K1A) <br> TRACKING HIGH CUT FILTER A |
|  |  |  |  |  | 1 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K1B) <br> TRACKING HIGH CUT FILTER B |
|  |  |  |  |  | 1 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K1C) <br> TRACKING LOW BOOST FILTER A-H |
|  |  |  |  |  | 1 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K1D) <br> TRACKING LOW BOOST FILTER A-L |
|  |  |  |  |  | 1 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K1E) <br> TRACKING LOW BOOST FILTER B-H |
|  |  |  |  |  | 1 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K1F) <br> TRACKING LOW BOOST FILTER B-L |

Command Table (\$342X)

| Register | Command | Address 1 | Address 2 | Address 3 | Address 4 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 to D16 | D15 to D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 0010 | 0 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K20) <br> TRACKING PHASE COMPENSATE FILTER A |
|  |  |  |  |  | 0 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K21) <br> TRACKING PHASE COMPENSATE FILTER B |
|  |  |  |  |  | 0 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K22) TRACKING OUTPUT GAIN |
|  |  |  |  |  | 0 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K23) TRACKING AUTO GAIN |
|  |  |  |  |  | 0 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K24) <br> FOCUS GAIN DOWN HIGH CUT FILTER A |
|  |  |  |  |  | 0 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K25) FOCUS GAIN DOWN HIGH CUT FILTER B |
|  |  |  |  |  | 0 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K26) <br> FOCUS GAIN DOWN LOW BOOST FILTER A-H |
|  |  |  |  |  | 0 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K27) <br> FOCUS GAIN DOWN LOW BOOST FILTER A-L |
|  |  |  |  |  | 1 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K28) <br> FOCUS GAIN DOWN LOW BOOST FILTER B-H |
|  |  |  |  |  | 1 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K29) <br> FOCUS GAIN DOWN LOW BOOST FILTER B-L |
|  |  |  |  |  | 1 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K2A) <br> FOCUS GAIN DOWN PHASE COMPENSATE FILTER A |
|  |  |  |  |  | 1 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K2B) <br> FOCUS GAIN DOWN DEFECT HOLD GAIN |
|  |  |  |  |  | 1 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K2C) <br> FOCUS GAIN DOWN PHASE COMPENSATE FILTER B |
|  |  |  |  |  | 1 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K2D) FOCUS GAIN DOWN OUTPUT GAIN |
|  |  |  |  |  | 1 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K2E) Not used |
|  |  |  |  |  | 1 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K2F) <br> Not used |

Command Table (\$343X)

| Register | Command | Address 1 <br> D23 to D20 | $\begin{array}{\|c\|} \hline \text { Address } 2 \\ \hline \text { D19 to D16 } \end{array}$ | Address 3 <br> D15 to D12 | Address 4 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 0011 | 0 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K30) <br> SLED INPUT GAIN (when SFSK = 1 TG up2) |
|  |  |  |  |  | 0 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KDO | KRAM DATA (K31) <br> ANTI SHOCK LOW PASS FILTER B |
|  |  |  |  |  | 0 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K32) <br> Not used |
|  |  |  |  |  | 0 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KDO | ```KRAM DATA (K33) ANTI SHOCK HIGH PASS FILTER B-H``` |
|  |  |  |  |  | 0 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K34) <br> ANTI SHOCK HIGH PASS FILTER B-L |
|  |  |  |  |  | 0 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K35) <br> ANTI SHOCK FILTER COMPARATE GAIN |
|  |  |  |  |  | 0 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KDO | KRAM DATA (K36) TRACKING GAIN UP2 HIGH CUT FILTER A |
|  |  |  |  |  | 0 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K37) <br> TRACKING GAIN UP2 HIGH CUT FILTER B |
|  |  |  |  |  | 1 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K38) <br> TRACKING GAIN UP2 LOW BOOST FILTER A-H |
|  |  |  |  |  | 1 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K39) <br> TRACKING GAIN UP2 LOW BOOST FILTER A-L |
|  |  |  |  |  | 1 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K3A) <br> TRACKING GAIN UP2 LOW BOOST FILTER B-H |
|  |  |  |  |  | 1 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K3B) <br> TRACKING GAIN UP2 LOW BOOST FILTER B-L |
|  |  |  |  |  | 1 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K3C) <br> TRACKING GAIN UP PHASE COMPENSATE FILTER A |
|  |  |  |  |  | 1 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K3D) <br> TRACKING GAIN UP PHASE COMPENSATE FILTER B |
|  |  |  |  |  | 1 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K3E) TRACKING GAIN UP OUTPUT GAIN |
|  |  |  |  |  | 1 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K3F) Not used |

Command Table (\$344X)

| Register | Command | Address 1 | Address 2 | Address 3 | Address 4 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 to D16 | D15 to D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 0100 | 0 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K40) <br> TRACKING HOLD FILTER INPUT GAIN |
|  |  |  |  |  | 0 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K41) <br> TRACKING HOLD FILTER A-H |
|  |  |  |  |  | 0 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K42) <br> TRACKING HOLD FILTER A-L |
|  |  |  |  |  | 0 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K43) <br> TRACKING HOLD FILTER B-H |
|  |  |  |  |  | 0 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K44) <br> TRACKING HOLD FILTER B-L |
|  |  |  |  |  | 0 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K45) <br> TRACKING HOLD FILTER OUTPUT GAIN |
|  |  |  |  |  | 0 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K46) <br> TRACKING HOLD INPUT GAIN (when THSK = 1 TG up2) |
|  |  |  |  |  | 0 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K47) <br> Not used |
|  |  |  |  |  | 1 | 0 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K48) <br> FOCUS HOLD FILTER INPUT GAIN |
|  |  |  |  |  | 1 | 0 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K49) <br> FOCUS HOLD FILTER A-H |
|  |  |  |  |  | 1 | 0 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K4A) <br> FOCUS HOLD FILTER A-L |
|  |  |  |  |  | 1 | 0 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K4B) <br> FOCUS HOLD FILTER B-H |
|  |  |  |  |  | 1 | 1 | 0 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K4C) FOCUS HOLD FILTER B-L |
|  |  |  |  |  | 1 | 1 | 0 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K4D) <br> FOCUS HOLD FILTER OUTPUT GAIN |
|  |  |  |  |  | 1 | 1 | 1 | 0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K4E) <br> Not used |
|  |  |  |  |  | 1 | 1 | 1 | 1 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 | KRAM DATA (K4F) <br> Not used |

Command Table (\$348X to 34FX)

| Register | Command | Address 1 | Address 2 | Address 3 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 to D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 1 | 0 | 0 | 0 | 0 | 0 | PFOK1 | PFOKO | 0 | 0 | 0 | MRS | MRT1 | MRTO | 0 | 0 | PFOK, RFAC |
|  |  |  |  | 1 | 0 | 1 | 1 | SFBK1 | SFBK2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Booster Surf Brake |
|  |  |  |  | 1 | 1 | 0 | 0 | THBON | FHBON | TLB10N | FLB1ON | TLB2ON | 0 | HBST1 | HBSTO | LB1S1 | LB1S0 | LB2S1 | LB2SO | Booster |
|  |  |  |  | 1 | 1 | 1 | 0 | IDFS3 | IDFS2 | IDFS 1 | IDFSO | 0 | 0 | IDFT1 | IDFTO | 0 | 0 | 0 | INVFFDC | DFCT |
|  |  |  |  | Address 3 |  |  |  |  |  | Data 1 |  | Data 2 |  |  |  | Data 3 |  |  |  |  |
|  |  |  |  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  |  |  |  |  |  |  | 1 | 0 | FBL9 | FBL8 | FBL7 | FBL6 | FBL5 | FBL4 | FBL3 | FBL2 | FBL1 | - | FCS Bias Limit |
|  |  |  |  | 1 | 1 | 1 | 1 | 0 | 1 | FB9 | FB8 | FB7 | FB6 | FB5 | FB4 | FB3 | FB2 | FB1 | - | FCS Bias Data |
|  |  |  |  |  |  |  |  | 0 | 0 | TV9 | TV8 | TV7 | TV6 | TV5 | TV4 | TV3 | TV2 | TV1 | TVo | Traverse Center Data |

Command Table (\$35X to 3FX)

|  | Command | Address 1 |  |  |  |  | Address 2 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | SYG3 | SYG2 | SYG1 | SYG0 | $\begin{gathered} \text { FI } \\ \text { FZB3 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{FI} \\ \mathrm{FZB2} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FI } \\ \hline \text { FZB1 } \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FI } \\ \text { FZBO } \end{array}$ | $\begin{array}{\|c\|} \hline \text { FI } \\ \hline \text { FZA3 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { FI } \\ \hline \text { FZAR } \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { FI } \\ \text { FZA1 } \end{array}$ | $\begin{array}{c\|} \hline \text { FI } \\ \text { FZAO } \end{array}$ | System GAIN |
|  |  | Address |  |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  |  |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  | 0011 | 0 | 1 | 0 | 1 | FT1 | FT0 | FS5 | FS4 | FS3 | FS2 | FS1 | FSO | FTZ | FG6 | FG5 | FG4 | FG3 | FG2 | FG1 | FG0 | FOCUS SEARCH SPEED/ VOLTAGE/AUTO GAIN |
|  |  |  | 0 | 1 | 1 | 0 | 0 | DTZC | TJ5 | TJ4 | TJ3 | TJ2 | TJ1 | TJO | SFJP | TG6 | TG5 | TG4 | TG3 | TG2 | TG1 | TG0 | DTZC/TRACK JUMP VOLTAGE/AUTO GAIN |
|  |  |  | 0 | 1 | 1 | 1 | FZSH | FZSL | SM5 | SM4 | SM3 | SM2 | SM1 | SM0 | AGS | AGJ | AGGF | AGGT | AGV1 | AGV2 | AGHS | AGHT | FZSL/SLED MOVE/ Voltage/AUTO GAIN |
|  |  |  | 1 | 0 | 0 | 0 | VCLM | VCLC | FLM | FLC0 | RFLM | RFLC | AGF | AGT | DFSW | LKSW | TBLM | TCLM | FLC1 | TLC2 | TLC1 | TLCO | LEVEL/AUTO GAIN/ DFSW/ (Initialize) |
|  |  |  | 1 | 0 | 0 | 1 | DAC | SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SDO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SERIAL DATA READ MODE/SELECT |
|  |  |  | 1 | 0 | 1 | 0 | 0 | FBON | 0 | 0 | 0 | 0 | $\begin{gathered} \hline \mathrm{FI} \\ \mathrm{FZC} \end{gathered}$ | 0 | FPS1 | FPS0 | TPS1 | TPS0 | SVDA | 0 | 0 | 0 | FOCUS BIAS |
|  |  |  | 1 | 0 | 1 | 1 | SFO2 | SFO1 | SDF2 | SDF1 | MAX2 | MAX1 | SFOX | BTF | D2V2 | D2V1 | D1V2 | D1V1 | 0 | 0 | 0 | 0 | Operation for MIRR/ DFCT/FOK |
|  |  |  | 1 | 1 | 0 | 0 | coss | COTS | CETZ | CETF | COT2 | COT1 | MOT2 | 0 | BTS1 | BTSO | MRC1 | MRC0 | 0 | 0 | 0 | 0 | TZC/COUT BOTTOM/MIRR |
|  |  |  | 1 | 1 | 0 | 1 | SFID | SFSK | THID | THSK | ABEF | TLD2 | TLD1 | TLD0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SLED FILTER |
|  |  |  | 1 | 1 | 1 | 0 | F1NM | F1DM | F3NM | F3DM | T1NM | T1UM | T3NM | T3UM | DFIS | TLCD | 0 | LKIN | COIN | MDFI | MIRI | XT1D | Filter |
|  |  |  | 1 | 1 | 1 | 1 | 0 | AGG4 | XT4D | XT2D | AGSD | DRR2 | DRR1 | DRR0 | 0 | ASFG | FTQ | 1 | SRO1 | 0 | AGHF | ASOT | Others |

Instruction Table

| Register | Command | Address |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  | Data 5 |  |  |  | Data 6 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| 4 | Auto sequence | 0 | 1 | 0 | 0 | AS3 | AS2 | AS1 | AS0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 5 | Blind (A, E), <br> Overflow (C) <br> Brake (B) | 0 | 1 | 0 | 1 |  |  |  |  | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 6 | KICK (D) | 0 | 1 | 1 | 0 | 11.6 ms | 5.8 ms | 2.9 ms | 1.45 ms | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 7 | Auto sequence ( N ) track jump count setting | 0 | 1 | 1 | 1 | 32768 | 16384 | 8192 | 4096 | 2048 | 1024 | 512 | 256 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | - | - | - | - | - | - | - | - |
| 8 | MODE specification | 1 | 0 | 0 | 0 | CDROM | $\begin{gathered} \text { DOUT } \\ \text { Mute } \end{gathered}$ | $\left\|\begin{array}{c} \text { DOUT } \\ \text { ON/OFF } \end{array}\right\|$ | WSEL | $\begin{array}{\|l\|} \text { VCO } \\ \text { SEL1 } \end{array}$ | 0 | SOCT | $\begin{aligned} & \text { VCO } \\ & \text { SEL2 } \end{aligned}$ | KSL3 | KSL2 | KSL1 | KSLO | 0 | $\begin{gathered} \text { VCO1 } \\ \text { CSO } \end{gathered}$ | $\begin{aligned} & \mathrm{VCO} \\ & \text { THRU } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | TXON | TXOUT | OUTL1 | OUTLO |
|  |  | 1 | 0 | 0 | 1 | 0 | $\left\|\begin{array}{c} \text { DSPB } \\ \text { ON/OFF } \end{array}\right\|$ | 0 | 0 | 0 | 0 | 0 | SYCOF |  | MCSL | $\begin{gathered} \text { DAC } \\ 512 F s \end{gathered}$ | $\begin{aligned} & \text { DSSP } \\ & 512 F s \end{aligned}$ | ZDPL | ZMUT | - | - | - | - | - | - | - | - | - | - |
|  | sp | 1 | 0 | 0 | 1 | 0 | $\left\|\begin{array}{c} \text { DSPB } \\ \text { ON/OFF } \end{array}\right\|$ | 0 | 0 | 0 | 0 | 0 | SYCOF | OPSL1 1 | MCSL | $\begin{gathered} \text { DAC } \\ 512 F s \end{gathered}$ | $\begin{aligned} & \text { DSSP } \\ & 512 F s \end{aligned}$ | ZDPL | ZMUT | 0 | 0 | 0 | DCOF | 0 | $\begin{gathered} \text { DAC } \\ \text { PWDN } \end{gathered}$ | - | - | - | - |
|  |  | 1 | 0 | 1 | 0 | 0 | 0 | Mute | ATT | 0 | 0 | OPSL2 <br> 0 | EMPH | SMUT | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | - | - | - | - |
|  |  | 1 | 0 | 1 | 0 | 0 | 0 | Mute | ATT | 0 | 0 | OPSL2 | EMPH | SMUT | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | FMUT | LRWO | BSBST | BBSL |
| A | Sleep setting | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | ADCPS | $\begin{gathered} \text { DSP } \\ \text { SLEEP } \end{gathered}$ | $\begin{aligned} & \text { DSSP } \\ & \text { SLEEP } \end{aligned}$ | ASYM SLEEP | 0 | $\begin{gathered} \text { LPF } \\ \text { SLEEP } \end{gathered}$ | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - |
| B | Serial bus CTRL | 1 | 0 | 1 | 1 | SL1 | SLO | CPUSR | 0 | TRM1 | TRM0 | MTSL1 | MTSLO | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - |
| C | Spindle servo coefficient setting | 1 | 1 | 0 | 0 | Gain MDP1 | Gain MDP0 | Gain MDS1 | Gain <br> MDSO | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| D | CLV CTRL | 1 | 1 | 0 | 1 | 0 | TB | TP | Gain <br> CLVS | VP7 | VP6 | VP5 | VP4 | VP3 | VP2 | VP1 | VP0 | - | - | - | - | - | - | - | - | - | - | - | - |
| E | CLV mode | 1 | 1 | 1 | 0 | CM3 | CM2 | CM1 | CMO | EPWM | SPDC | ICAP | SFSL | VC2C | HIFC | LPWR | VPON | Gain CAV1 | Gain CAVO | 0 | INV | - | - | - | - | - | - | - | - |

§1-3. CPU Command Presets
Command Preset Table (\$0X to 34X)

| Register | Command | Address <br> D23 to D20 | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  | Data 5 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | FOCUS CONTROL | 0000 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | FOCUS SERVO OFF, OV OUT |
| 1 | TRACKING CONTROL | 0001 | 0 | 0 | 0 | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING GAIN UP FILTER SELECT 1 |
| 2 | TRACKING MODE | 0010 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | TRACKING SERVO OFF SLED SERVO OFF |
|  |  | Add | ess |  |  |  |  | Da | a |  |  | Da |  |  |  |  |  |  |  |  |  |  |  |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D0 | D0 |  |
|  |  | 0011 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SLED KICK LEVEL <br> ( $\pm 1 \times$ basic value) (Default) |
|  | SELECT |  | Addr | ess 1 |  |  |  | Addr | ess 2 |  |  | Addr | ss 3 |  |  |  |  |  |  |  |  |  |  |
|  | SELECT | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D0 | D0 |  |
|  |  | 0011 | 0 | 1 | 0 | 0 | 0 |  |  |  |  | See " | oeffi | ent | M Pr | set V | lues | able" |  |  |  |  | KRAM DATA (\$3400XX to \$344fXX) |

Command Preset Table (\$348X to 34FX)

| Register | Command | Address 1 | Address 2 | Address 3 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 to D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 0100 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PFOK, RFAC |
|  |  |  |  | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Booster Surf Brake |
|  |  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Booster |
|  |  |  |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Servo DAC output |
|  |  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DFCT |
|  |  |  |  | Address 3 |  |  |  |  |  | Data 1 |  | Data 2 |  |  |  | Data 3 |  |  |  |  |
|  |  |  |  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | FCS Bias Limit |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | FCS Bias Data |
|  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Traverse Center Data |

Command Preset Table (\$35X to 3FX)

| Register | Command | Address 1 |  |  |  |  | Address 2 |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 3 | SELECT | 0011 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | System GAIN |
|  |  | Address |  |  |  |  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  |  |
|  |  | D23 to D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  | 0011 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | FOCUS SEARCH SPEED/ VOLTAGE AUTO GAIN |
|  |  |  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | DTZC/TRACK JUMP VOLTAGE AUTO GAIN |
|  |  |  | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | FZSL/SLED MOVE/ Voltage/AUTO GAIN |
|  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LEVEL/AUTO GAIN/ DFSW/ (Initialize) |
|  |  |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SERIAL DATA READ MODE/SELECT |
|  |  |  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FOCUS BIAS |
|  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | Operation for MIRR/ DFCT/FOK |
|  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TZC/COUT BOTTOMMIRR |
|  |  |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SLED FILTER |
|  |  |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Filter |
|  |  |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Others |


| $\begin{array}{\|l\|l} 0 \\ \stackrel{\pi}{\tilde{N}} \\ \stackrel{y}{0} \end{array}$ | 응 | 1 | ｜ | 1 | ｜ | $\bigcirc$ | ｜ | $\bigcirc$ | ｜ | ｜ | ｜ | I | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ธ | 1 | 1 | 1 | 1 | $\bigcirc$ | \｜ | $\bigcirc$ | 1 | I | 1 | 1 | 1 |
|  | ั | I | 1 | 1 | 1 | $\bigcirc$ | 1 | $\bigcirc$ | 1 | 1 | 1 | I | 1 |
|  | \％ | I | \｜ | 1 | 1 | － | \｜ | $\bigcirc$ | \｜ | \｜ | ｜ | \｜ | 1 |
| $\begin{aligned} & \text { n } \\ & \text { 荡 } \end{aligned}$ | 응 | I | 1 | I | 1 | － | $\bigcirc$ | $\bigcirc$ | 1 | 1 | 1 | I | 1 |
|  | $\bar{\square}$ | 1 | ｜ | 1 | ｜ | － | $\bigcirc$ | $\bigcirc$ | 1 | I | 1 | I | 1 |
|  | ก | 1 | I | 1 | \｜ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | 1 | 1 | 1 | 1 |
|  | ® | 1 | 1 | 1 | 1 | － | － | $\bigcirc$ | 1 | 1 | 1 | I | 1 |
|  | 응 | I | ｜ | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | I | 1 | I | $\bigcirc$ |
|  | $\bar{\square}$ | I | ｜ | 1 | － | － | － | $\bigcirc$ | 1 | I | 1 | I | － |
|  | ก | 1 | I | 1 | $\bigcirc$ | － | $\bigcirc$ | $\bigcirc$ | 1 | 1 | I | I | $\bigcirc$ |
|  | ® | 1 | ｜ | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | I | I | I | $\bigcirc$ |
| $\begin{aligned} & \infty \\ & \frac{\pi}{\tilde{N}} \\ & \text { in } \end{aligned}$ | 앙 | I | I | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | I | $\bigcirc$ | $\bigcirc$ |
|  | $\bar{\square}$ | I | I | 1 | $\bigcirc$ | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | $\bigcirc$ | $\bigcirc$ |
|  | ก | I | 1 | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | $\bigcirc$ | － | 1 | $\bigcirc$ | $\bigcirc$ |
|  | ® | I | ｜ | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | I | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { N } \\ & \underset{\tilde{N}}{\tilde{0}} \end{aligned}$ | 응 | 1 | 1 | 1 | － | － | － | $\bigcirc$ | $\bigcirc$ | － | ｜ | $\bigcirc$ | $\bigcirc$ |
|  | － | I | 1 | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | － | $\bigcirc$ |
|  | \％ | 1 | 1 | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | － | ｜ | － | $\bigcirc$ |
|  | 毋 | I | 1 | 1 | $\bigcirc$ | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | I | － | $\bigcirc$ |
| $\begin{aligned} & \bar{\sigma} \\ & \stackrel{\pi}{\tilde{N}} \end{aligned}$ | 응 | $\bigcirc$ | － | $\ulcorner$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\ulcorner$ | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | $\bar{\square}$ | $\bigcirc$ | $\bigcirc$ | － | $\bigcirc$ | － | $\bigcirc$ | － | $\bigcirc$ | － | － | $\bigcirc$ | $\bigcirc$ |
|  | ั | $\bigcirc$ | － | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | $\bigcirc$ | － | － | － |
|  | ® | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | 응 | $\bigcirc$ | － | $\bigcirc$ | － | $\bigcirc$ | $\ulcorner$ | $\bigcirc$ | $\bigcirc$ | － | $\bigcirc$ | － | $\bigcirc$ |
|  | $\bar{\square}$ | $\bigcirc$ | $\bigcirc$ | － | $\ulcorner$ | $\bigcirc$ | $\bigcirc$ | $\checkmark$ | － | － | $\bigcirc$ | － | － |
|  | ั | － | － | － | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\ulcorner$ | 「 | $\ulcorner$ |
|  | ® | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | － | $\ulcorner$ | － | － | － | － | $\ulcorner$ | $\ulcorner$ |
|  |  | $\begin{aligned} & \stackrel{\otimes}{0} \\ & \stackrel{0}{\omega} \\ & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\oplus}{0} \\ & \stackrel{\rightharpoonup}{4} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{r}} \\ & \text { ( } \\ & \text { 을 } \\ & \frac{1}{2} \end{aligned}$ |  |  |  | ¢ ¢ d d | O ¢ ¢ J |
|  |  | ＊ | $\llcorner$ | $\bullet$ | $\wedge$ | $\infty$ | $\sigma$ | ＜ | $<$ | ๓ | 0 | $\bigcirc$ | ш |

<Coefficient ROM Preset Values Table (1)>

| ADDRESS | DATA | CONTENTS |
| :---: | :---: | :---: |
| K00 | E0 | SLED INPUT GAIN |
| K01 | 81 | SLED LOW BOOST FILTER A-H |
| K02 | 23 | SLED LOW BOOST FILTER A-L |
| K03 | 7F | SLED LOW BOOST FILTER B-H |
| K04 | 6A | SLED LOW BOOST FILTER B-L |
| K05 | 10 | SLED OUTPUT GAIN |
| K06 | 14 | FOCUS INPUT GAIN |
| K07 | 30 | SLED AUTO GAIN |
| K08 | 7F | FOCUS HIGH CUT FILTER A |
| K09 | 46 | FOCUS HIGH CUT FILTER B |
| K0A | 81 | FOCUS LOW BOOST FILTER A-H |
| KOB | 1 C | FOCUS LOW BOOST FILTER A-L |
| KOC | 7F | FOCUS LOW BOOST FILTER B-H |
| K0D | 58 | FOCUS LOW BOOST FILTER B-L |
| KOE | 82 | FOCUS PHASE COMPENSATE FILTER A |
| K0F | 7F | FOCUS DEFECT HOLD GAIN |
| K10 | 4E | FOCUS PHASE COMPENSATE FILTER B |
| K11 | 32 | FOCUS OUTPUT GAIN |
| K12 | 20 | ANTI SHOCK INPUT GAIN |
| K13 | 30 | FOCUS AUTO GAIN |
| K14 | 80 | HPTZC / Auto Gain HIGH PASS FILTER A |
| K15 | 77 | HPTZC / Auto Gain HIGH PASS FILTER B |
| K16 | 80 | ANTI SHOCK HIGH PASS FILTER A |
| K17 | 77 | HPTZC / Auto Gain LOW PASS FILTER B |
| K18 | 00 | Fix* |
| K19 | F1 | TRACKING INPUT GAIN |
| K1A | 7F | TRACKING HIGH CUT FILTER A |
| K1B | 3B | TRACKING HIGH CUT FILTER B |
| K1C | 81 | TRACKING LOW BOOST FILTER A-H |
| K1D | 44 | TRACKING LOW BOOST FILTER A-L |
| K1E | 7F | TRACKING LOW BOOST FILTER B-H |
| K1F | 5E | TRACKING LOW BOOST FILTER B-L |
| K20 | 82 | TRACKING PHASE COMPENSATE FILTER A |
| K21 | 44 | TRACKING PHASE COMPENSATE FILTER B |
| K22 | 18 | TRACKING OUTPUT GAIN |
| K23 | 30 | TRACKING AUTO GAIN |
| K24 | 7F | FOCUS GAIN DOWN HIGH CUT FILTER A |
| K25 | 46 | FOCUS GAIN DOWN HIGH CUT FILTER B |
| K26 | 81 | FOCUS GAIN DOWN LOW BOOST FILTER A-H |
| K27 | 3A | FOCUS GAIN DOWN LOW BOOST FILTER A-L |
| K28 | 7F | FOCUS GAIN DOWN LOW BOOST FILTER B-H |
| K29 | 66 | FOCUS GAIN DOWN LOW BOOST FILTER B-L |
| K2A | 82 | FOCUS GAIN DOWN PHASE COMPENSATE FILTER A |
| K2B | 44 | FOCUS GAIN DOWN DEFECT HOLD GAIN |
| K2C | 4E | FOCUS GAIN DOWN PHASE COMPENSATE FILTER B |
| K2D | 1B | FOCUS GAIN DOWN OUTPUT GAIN |
| K2E | 00 | Not used |
| K2F | 00 | Not used |

[^0]<Coefficient ROM Preset Values Table (2)>

| ADDRESS | DATA |  |
| :---: | :---: | :--- |
| K30 | 80 | SLED INPUT GAIN (Only when TRK Gain Up2 is accessed with SFSK = 1.) |
| K31 | 66 | ANTI SHOCK LOW PASS FILTER B |
| K32 | 00 | Not used |
| K33 | $7 F$ | ANTI SHOCK HIGH PASS FILTER B-H |
| K34 | $6 E$ | ANTI SHOCK HIGH PASS FILTER B-L |
| K35 | 20 | ANTI SHOCK FILTER COMPARATE GAIN |
| K36 | $7 F$ | TRACKING GAIN UP2 HIGH CUT FILTER A |
| K37 | $3 B$ | TRACKING GAIN UP2 HIGH CUT FILTER B |
| K38 | 80 | TRACKING GAIN UP2 LOW BOOST FILTER A-H |
| K39 | 44 | TRACKING GAIN UP2 LOW BOOST FILTER A-L |
| K3A | $7 F$ | TRACKING GAIN UP2 LOW BOOST FILTER B-H |
| K3B | 77 | TRACKING GAIN UP2 LOW BOOST FILTER B-L |
| K3C | 86 | TRACKING GAIN UP PHASE COMPENSATE FILTER A |
| K3D | $0 D$ | TRACKING GAIN UP PHASE COMPENSATE FILTER B |
| K3E | 57 | TRACKING GAIN UP OUTPUT GAIN |
| K3F | 00 | Not used |
| K40 | 04 | TRACKING HOLD FILTER INPUT GAIN |
| K41 | $7 F$ | TRACKING HOLD FILTER A-H |
| K42 | $7 F$ | TRACKING HOLD FILTER A-L |
| K43 | 79 | TRACKING HOLD FILTER B-H |
| K44 | 17 | TRACKING HOLD FILTER B-L |
| K45 | $6 D$ | TRACKING HOLD FILTER OUTPUT GAIN |
| K46 | 00 | TRACKING HOLD FILTER INPUT GAIN (Only when TRK Gain Up2 is a accessed with THSK = 1.) |
| K47 | 00 | Not used |
| K48 | 02 | FOCUS HOLD FILTER INPUT GAIN |
| K49 | $7 F$ | FOCUS HOLD FILTER A-H |
| K4A | $7 F$ | FOCUS HOLD FILTER A-L |
| K4B | 79 | FOCUS HOLD FILTER B-H |
| K4C | 17 | FOCUS HOLD FILTER B-L |
| K4D | 54 | FOCUS HOLD FILTER OUTPUT GAIN |
| K4E | 00 | Not used |
| K4F | 00 | Not used |

## §1-4. Description of SENS Signals and Commands

## SENS output

| Microcomputer serial register (latching not required) | SENS output | Output data length |
| :---: | :---: | :---: |
| \$0X | FZC | - |
| \$1X | As (Anti Shock) | - |
| \$2X | TZC | - |
| \$30 to 37 | SSTP | - |
| \$38 | AGOK | - |
| \$38 | XA VEBSY | - |
| \$3904 | TE Avrg Reg. | 9 bits |
| \$3908 | FE Avrg Reg. | 9 bits |
| \$390C | VC Avrg Reg. | 9 bits |
| \$391C | TRVSC Reg. | 9 bits |
| \$391D | FB Reg. | 9 bits |
| \$391F | RFDC Avrg. Reg. | 8 bits |
| \$3A | FBIAS count STOP | - |
| \$3B to 3F | SSTP | - |
| \$4X | XBUSY | - |
| \$5X | FOK | - |
| \$6X, 7X, 8X, 9X | 0 | - |
| \$AX | GFS | - |
| \$BX | 0 | - |
| \$CX | COUT frequency division | - |
| \$DX | 0 | - |
| \$EX | OV64 | - |
| \$FX | 0 | - |

The SENS output can be read from the SQSO pin when $S O C T=0, S L 1=1$ and $S L 0=0$. (See $\$ B X$ commands.) $\$ 38$ outputs AGOK during AGT and AGF command settings, and XAVEBSY during AVRG measurement.
SSTP is output in all other cases.
The signals output by $\$ 0 X$ to $\$ 3 X$ in the table above cannot be read out during the auto sequence operation.

## Description of SENS Signals

| SENS output | Contents |
| :--- | :--- |
| XBUSY | Low while the auto sequencer is in operation, high when operation terminates. |
| FOK | Outputs the same signal as the FOK pin. <br> High for "focus OK". |
| GFS | High when the regenerated frame sync is obtained with the correct timing. |
| COUT <br> frequency <br> division | Counts the number of tracks with frequency division ratio set by $\$ \mathrm{BB}$. <br> High when $\$ \mathrm{~B}$ is latched, and toggles each time COUT is counted just for the frequency <br> division ratio set by $\$ \mathrm{~B}$. |
| OV64 | Low when the EFM signal is lengthened by 64 channel clock pulses or more after passing <br> through the sync detection filter. |

The meaning of the data for each address is explained below.

## \$4X commands

| Command | AS3 | AS2 | AS1 | AS0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CANCEL | 0 | 0 | 0 | 0 |  |
| FOCUS-ON | 0 | 1 | 1 | 1 |  |
| 1 TRACK JUMP | 1 | 0 | 0 | RXF |  |
| 10 TRACK JUMP | 1 | 0 | 1 | RXF |  |
| 2 NTRACK JUMP | 1 | 1 | 0 | RXF |  |
| N TRACK MOVE | 1 | 1 | 1 | RXF |  |
| RXF $=0$ <br> RXF $\mathbf{~ F O R W A R D ~}$ |  |  |  |  |  |
| REVERSE |  |  |  |  |  |

- When the Focus-on command ( $\$ 47$ ) is canceled, $\$ 02$ is sent and the auto sequence is interrupted.
- When the Track jump/Move commands (\$48 to \$4F) are canceled, $\$ 25$ is sent and the auto sequence is interrupted.


## \$5X commands

Auto sequence timer setting
Set timers: A, E, C, B

| Command | D23 | D22 | D21 | D20 |
| :--- | :---: | :---: | :---: | :---: |
| Blind (A, E), Over flow (C) | 0.18 ms | 0.09 ms | 0.05 ms | 0.02 ms |
| Brake (B) | 0.36 ms | 0.18 ms | 0.09 ms | 0.05 ms |

e.g.) $\mathrm{D} 2=\mathrm{D} 0=1, \mathrm{D} 3=\mathrm{D} 1=0$ (Initial Reset)
$\mathrm{A}=\mathrm{E}=\mathrm{C}=0.11 \mathrm{~ms}$
$B=0.23 \mathrm{~ms}$

## \$6X commands

Auto sequence timer setting
Set timer: D

| Command | D23 | D22 | D21 | D20 |
| :--- | :---: | :---: | :---: | :---: |
| KICK (D) | 11.6 ms | 5.8 ms | 2.9 ms | 1.45 ms |

e.g.) $\mathrm{D} 3=0, \mathrm{D} 2=\mathrm{D} 1=\mathrm{D} 0=1$ (Initial Reset)
$D=10.15 \mathrm{~ms}$

## \$7X commands

Auto sequence track jump/move count setting (N)

| Command | Data 1 |  |  |  | Data 2 |  |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |  |
| Auto sequence track jump <br> count setting | $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |  |

This command is used to set N when a 2 N -track jump or N -track move is executed for auto sequence.

- The maximum track count is 65,535 , but note that with a $2 N$-track jump the maximum track jump count depends on the mechanical limitations of the optical system.
- The number of tracks jumped is counted according to the COUT signals.


## \$8X commands

| Command | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| Mode <br> specification | CDROM | DOUT <br> Mute | DOUT <br> ON/OFF | WSEL | VCO <br> SEL1 | 0 | SOCT | VCO <br> SEL2 | KSL3 | KSL2 | KSL1 | KSL0 |

See "\$BX Commands".

| Data 4 |  |  |  | Data 5 |  |  |  | Data 6 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| 0 | VCO1 <br> CS0 | VCO2 <br> THRU | 0 | 0 | 0 | 0 | 0 | TXON | TXOUT OUTL1 | OUTL0 |  |


| Command bit | C2PO timing | Processing |
| :---: | :---: | :--- |
| CDROM =1 | See Timing <br> Chart 1-1. | CDROM mode; average value interpolation and previous value <br> hold are not performed. |
| CDROM =0 | See Timing <br> Chart 1-1. | Audio mode; average value interpolation and previous value <br> hold are performed. |


| Command bit | Processing |
| :---: | :--- |
| DOUT Mute $=1$ | Digital Out output is muted. (DA output is not muted.) |
| DOUT Mute $=0$ | If other mute conditions are not set, Digital Out is not muted. |


| Command bit | Processing |
| :---: | :--- |
| DOUT ON/OFF $=1$ | Digital Out is output from the DOUT pin. |
| DOUT ON/OFF $=0$ | Digital Out is not output from the DOUT pin. |


| Command bit | Sync protection window width | Application |
| :---: | :--- | :--- |
| WSEL $=1$ | $\pm 26$ channel clock*1 | Anti-rolling is enhanced. |
| WSEL $=0$ | $\pm 6$ channel clock | Sync window protection is enhanced. |

${ }^{* 1}$ In normal-speed playback, channel clock $=4.3218 \mathrm{MHz}$.

| Command bit |  |  | $\quad$ Processing |
| :---: | :---: | :---: | :--- |
| VCOSEL1 | KSL3 | KSL2 |  |
| 0 | 0 | 0 | Multiplier PLL VCO1 is set to $1 \times$ speed, and the output is $1 / 1$ <br> frequency-divided. |
| 0 | 0 | 1 | Multiplier PLL VCO1 is set to $1 \times$ speed, and the output is $1 / 2$ <br> frequency-divided. |
| 0 | 1 | 0 | Multiplier PLL VCO1 is set to $1 \times$ speed, and the output is $1 / 4$ <br> frequency-divided. |
| 0 | 1 | 1 | Multiplier PLL VCO1 is set to $1 \times$ speed, and the output is $1 / 8$ <br> frequency-divided. |
| 1 | 0 | 0 | Multiplier PLL VCO1 is set to approximately $2 \times$ speed, and the output <br> is $1 / 1$ frequency-divided. |
| 1 | 0 | 1 | Multiplier PLL VCO1 is set to approximately $2 \times$ speed, and the output <br> is $1 / 2$ frequency-divided. |
| 1 | 1 | 0 | Multiplier PLL VCO1 is set to approximately $2 \times$ speed, and the output <br> is $1 / 4$ frequency-divided. |
| 1 | 1 | 1 | Multiplier PLL VCO1 is set to approximately $2 \times$ speed, and the output <br> is $1 / 8$ frequency-divided. |


| Command bit | Processing |
| :---: | :--- |
| VCO1CS0 $=0$ | Multiplier PLL VCO1 low speed is selected. |
| VCO1CSO $=1$ | Multiplier PLL VCO1 high speed is selected. |

* The CXD3018Q/R has two VCO1s, and this command selects one of these VCO1s.


## * Block Diagram of VCO Internal Path



VCO1 Internal Path

| Command bit |  |  | Processing |
| :---: | :---: | :---: | :--- |
| VCOSEL2 | KSL1 | KSL0 |  |
| 0 | 0 | 0 | Wide-band PLL VCO2 is set to normal $1 \times$ speed, and the output is $1 / 1$ <br> frequency-divided. |
| 0 | 0 | 1 | Wide-band PLL VCO2 is set to normal $1 \times$ speed, and the output is $1 / 2$ <br> frequency-divided. |
| 0 | 1 | 0 | Wide-band PLL VCO2 is set to normal $1 \times$ speed, and the output is $1 / 4$ <br> frequency-divided. |
| 0 | 1 | 1 | Wide-band PLL VCO2 is set to normal $1 \times$ speed, and the output is $1 / 8$ <br> frequency-divided. |
| 1 | 0 | 0 | Wide-band PLL VCO2 is set to approximately $2 \times$ speed, and the <br> output is $1 / 1$ frequency-divided. |
| 1 | 0 | 1 | Wide-band PLL VCO2 is set to approximately $2 \times$ speed, and the <br> output is $1 / 2$ frequency-divided. |
| 1 | 1 | 0 | Wide-band PLL VCO2 is set to approximately $2 \times$ speed, and the <br> output is $1 / 4$ frequency-divided. |
| 1 | 1 | 1 | Wide-band PLL VCO2 is set to approximately $2 \times$ speed, and the <br> output is $1 / 8$ frequency-divided. |


| Command bit | Processing |
| :---: | :--- |
| VCO2 THRU $=0$ | V16M output is internally connected to VCKI. Set VCKI to low. |
| VCO2 THRU $=1$ | V16M output is not internally connected. Input the clock from VCKI. |

* These bits select the internal or external connection for the VCO2 used in CAV-W mode.

| Command bit | Processing |
| :---: | :--- |
| TXON $=0$ | When CD TEXT data is not demodulated, set TXON to 0. |
| TXON $=1$ | When CD TEXT data is demodulated, set TXON to 1. |

* See "§4-14. CD TEXT Data Demodulation"

| Command bit | Processing |
| :---: | :--- |
| TXOUT $=0$ | Various signals except for CD TEXT is output from the SQSO pin. |
| TXOUT $=1$ | CD TEXT data is output from the SQSO pin. |

* See "§4-14. CD TEXT Data Demodulation"

| Command bit | Processing |
| :---: | :--- |
| OUTL1 $=0$ | WFCK, XPCK C4M, WDCK and FSTO are output. The signal input to FSTI is supplied <br> to the digital servo block. |
| OUTL1 $=1$ | WFCK, XPCK C4M, WDCK and FSTO outputs are set to low. FSTO and FSTI are <br> internally connected. Set FSTI to low. |


| Command bit | Processing |
| :---: | :--- |
| OUTL0 $=0$ | PCMD, BCK, LRCK and EMPH are output. |
| OUTLO $=1$ | PCMD, BCK, LRCK and EMPH outputs are low. <br> PCMD and PCMDI, BCK and BCKI, LRCK and LRCKI and EMPH and EMPHI are <br> internally connected. Set PCMDI, BCKI, LRCKI and EMPHI to low. |

[^1]Timing Chart 1-1
LRCK
\$9X commands (OPSL1= 0)

* Data 2 D0 and subsequent data are for DF/DAC function settings.

\$9X commands (OPSL1=1)
* Data 2 D0 and subsequent data are for DF/DAC function settings.

| Command | Data 1 |  |  |  | Data 2 |  |  | Data 3 |  |  |  | Data 4 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 to D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |  |
| Function <br> specification | 0 | DSPB <br> ONOFF | 0 | 0 | 000 | SYCOF | 1 | MCSL | DAC <br> $512 F s$ | DSSP <br> 512Fs | ZDPL | ZMUT | 0 | 0 |  |

OPSL1

| Data 5 |  |  |  |
| :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | D0 |
| 0 | DCOF | 0 | DAC |
| PWDN |  |  |  |


| Command bit | Processing |
| :---: | :--- |
| $\mathrm{DSPB}=1$ | Double-speed playback (CD-DSP block) |
| $\mathrm{DSPB}=0$ | Normal-speed playback (CD-DSP block) |


| Command bit |  |
| :---: | :--- |
| SYCOF $=1$ | LRCK asynchronous mode |
| SYCOF $=0$ | Normal operation |

* Set SYCOF = 0 in advance when setting the \$AX command LRWO to 1.

| Command bit | Processing |
| :---: | :--- |
| OPSL1 $=1$ | DCOF, DACPWDN can be set. |
| OPSL1 $=0$ | DCOF, DACPWDN cannot be set. |


| Command bit |  | Processing |
| :---: | :---: | :--- |
| MCSL | DAC512Fs |  |
| 1 | 0 | DF/DAC block master clock selection. Crystal $=768 \mathrm{Fs}(33.8688 \mathrm{MHz})$ |
| $*$ | 1 | DF/DAC block master clock selection. Crystal $=512 \mathrm{Fs}(22.5792 \mathrm{MHz})$ |
| 0 | 0 | DF/DAC block master clock selection. Crystal $=384 \mathrm{Fs}(16.9344 \mathrm{MHz})$ |


| Command bit |  |
| :---: | :---: |
| DSSP512Fs |  |
| 1 | DSSP bloces master clock selection. Crystal $=512 \mathrm{Fs}(22.5792 \mathrm{MHz})$ |
| 0 | DSSP block master clock selection. Crystal $=768 \mathrm{Fs}(33.8688 \mathrm{MHz})$ or |
| Crystal $=384 \mathrm{Fs}(16.9344 \mathrm{MHz})$ |  |

* See "§5-2. Digital Servo Block Master Clock (MCK)".

| Command bit | Processing |
| :---: | :--- |
| ZDPL $=1$ | LMUT and RMUT pins are high when muted. |
| ZDPL $=0$ | LMUT and RMUT pins are low when muted. |

* See "Mute flag output" for the mute flag output conditions.

| Command bit |  |
| :---: | :--- |
| ZMUT $=1$ | Zero detection mute is on. |
| ZMUT $=0$ | Zero detection mute is off. |

* Set ZDPL to 1 when zero detection mute is on.

| Command bit |  |
| :---: | :--- |
| DCOF $=1$ | DC offset is off. |
| DCOF $=0$ | DC offset is on. |

* DCOF can be set when OPSL1 = 1 .
* Set DC offset to off when zero detection mute is on.

| Command bit | Processing |
| :---: | :--- |
| DACPWDN $=1$ | Normal operation |
| DACPWDN $=0$ | The clock is stopped for the DAC block. This makes the power consumption reduced. |

\$AX commands (OPSL2 = 0)

* Data 2 and subsequent data are for DF/DAC function settings.

| Command | Data 1 |  |  |  |  | Data 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 |
| Audio CTRL | 0 | 0 | Mute | ATT | 0 | 0 | 0 | EMPH | SMUT | AD10 |

OPSL2

| Data 3 |  | Data 4 |  |  |  | Data |  |  |  | Data 6 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | - | - | - | - |

\$AX commands (OPSL2 = 1)

* Data 2 and subsequent data are for DF/DAC function settings.

| Command | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 |
| Audio CTRL | 0 | 0 | Mute | ATT | 0 | 0 | 1 | EMPH | SMUT | AD10 |


| Data 3 |  | Data 4 |  |  |  |  | Data |  |  |  |  | Data 6 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | FMUT | LRWO | BSBST | BBSL |


| Command bit | Processing |
| :---: | :--- |
| Mute $=1$ | CD-DSP block mute is on. 0 data is output from the CD-DSP block. |
| Mute $=0$ | CD-DSP block mute is off. |


| Command bit |  |
| :---: | :--- |
| ATT $=1$ | CD-DSP block output is attenuated (-12dB). |
| ATT $=0$ | CD-DSP block output attenuation is off. |


| Command bit | Meaning |
| :---: | :--- |
| OPSL2 $=1$ | FMUT, LRWO, BSBST and BBSL can be set. |
| OPSL2 $=0$ | FMUT, LRWO, BSBST and BBSL cannot be set. |


| Command bit | Processing |
| :---: | :--- |
| $\mathrm{EMPH}=1$ | De-emphasis is on. |
| $\mathrm{EMPH}=0$ | De-emphasis is off. |

* If either the EMPHI pin or EMPH is high, de-emphasis is on.

| Command bit | Processing |
| :---: | :--- |
| SMUT $=1$ | Soft mute is on. |
| SMUT $=0$ | Soft mute is off. |

* If either the SMUT pin or SMUT is high, soft mute is on.

| Command bit |  | Meaning |
| :--- | :--- | :--- |
| AD10 to AD0 | Attenuation data. |  |

The attenuation data consists of 11 bits, and is set as follows.

| Attenuation data | Audio output |
| :---: | :---: |
| 400 h | 0 dB |
| 3FFh | -0.0085 dB |
| 3FEh | -0.0170 dB |
| $:$ | -60.206 dB |
| 001 h | $-\infty$ |
| 000h |  |

The attenuation data (AD10 to AD0) consists of 11 bits, and can be set in 1024 different ways in the range of 000h to 400h.
The audio output from 001h to 400 h is obtained using the following equation.
Audio output $=20 \log \frac{\text { Attenuation data }}{1024}[\mathrm{~dB}]$

| Command bit | Meaning |
| :---: | :--- |
| FMUT $=1$ | Forced mute is on. |
| FMUT $=0$ | Forced mute is off. |

* FMUT can be set when OPSL2 = 1 .

| Command bit | Meaning |
| :---: | :--- |
| LRWO $=1$ | Forced synchronization mode Note) |
| LRWO $=0$ | Normal operation. |

* LRWO can be set when OPSL2 = 1 .

Note) Synchronization is performed at the first falling edge of LRCK during reset, so there is normally no need to set this mode. However, synchronization can be forcibly performed by setting LRWO $=1$.

| Command bit |  |
| :---: | :--- |
| BSBST $=1$ | Bass boost is on. |
| BSBST $=0$ | Bass boost is off. |

* BSBST can be set when OPSL2 $=1$.

| Command bit |  |
| :---: | :--- |
| BBSL $=1$ | Bass boost is Max. |
| BBSL $=0$ | Bass boost is Mid. |

[^2]\$AD commands (preset: \$ADOO)

|  | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  | Data 4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| AD (Sleep setting) | 1 | 1 | 0 | 1 | ADCPS | $\begin{array}{\|c\|} \hline \text { DSP } \\ \text { SLEEP } \end{array}$ | $\begin{aligned} & \text { DSSP } \\ & \text { SLEEP } \end{aligned}$ | $\begin{aligned} & \text { ASYM } \\ & \text { SLEEP } \end{aligned}$ | 0 | $\begin{array}{\|c\|} \hline \text { LPF } \\ \text { SLEEP } \end{array}$ | 0 | 0 |  |  |  |  |

ADCPS: This bit sets the operation mode of the DSSP block A/D converter.
When 0 , the operation mode of the DSSP block A/D converter is set to normal. (default)
When 1 , the operation mode of the DSSP block A/D converter is set to power saving.
DSP SLEEP: This bit sets the operation mode of the DSP block.
When 0 , the DSP block operates normally. (default)
When 1, the DSP block clock is stopped. This makes it possible to reduce power consumption.
DSSP SLEEP: This bit sets the operation mode of the DSSP block.
When 0, the DSSP block operates normally. (default)
When 1 , the DSSP block clock is stopped. In addition, the A/D converter and operational amplifier in the DSSP block are set to standby mode. This makes it possible to reduce power consumption.
ASYM SLEEP: This bit sets the operation mode of the asymmetry correction circuit and VCO1.
When 0 , the asymmetry correction circuit and VCO1 operate normally. (default)
When 1 , the operational amplifier in the asymmetry correction circuit is set to standby mode. In addition, the multiplier PLL VCO1 oscillation is stopped. This makes it possible to reduce power consumption.
LPF SLEEP: This bit sets the operation mode of the analog low-pass filter block. When 0 , the analog low-pass filter block operates normally. (default)
When 1 , the analog low-pass filter block is set to standby mode. This makes it possible to reduce power consumption.

* The DAC block clock can be stopped by setting $\$ 9$ command DACPWDN (when OPSL1 $=1$ ).
\$BX commands

| Command | Data 1 |  |  |  | Data 2 |  |  |  |  | Data 3 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |  |
| Serial bus <br> CTRL | SL1 | SL0 | CPUSR | 0 | TRM1 | TRM0 | MTSL1 | MTSL0 | 0 | 0 | 0 | 0 |  |

The SQSO pin output can be switched to the various signals by setting the SOCT command of $\$ 8 \mathrm{X}$ and the SL1 and SLO commands of \$BX. Set SQCK to high at the falling edge of XLAT.
Except for Sub Q and peak meter, the signals are loaded to the register when they are set at the falling edge of XLAT. Sub Q is loaded to the register with each SCOR,
and Peak meter is loaded when a peak is detected.

| $\begin{array}{\|l\|l\|} \hline 0 \\ \hline \mathrm{E} \\ \hline \end{array}$ | $\begin{array}{\|l\|l} 0 \\ 0 \\ \vdots \\ \dot{\omega} \end{array}$ |  | $\left\lvert\, \begin{aligned} & \underset{\sim}{\infty} \\ & \underset{\sim}{\infty} \end{aligned}\right.$ | $\bigcirc$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ \vdots \\ \omega \end{array}$ | < | ๓ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\rightharpoonup}{\omega}$ | $\bigcirc$ | - | 0 | - | $\bigcirc$ | - | $\bigcirc$ | - |
| $\overline{\bar{\omega}}$ | - | 0 | - | - | 0 | $\bigcirc$ | - | - |
| $\left\lvert\, \begin{aligned} & - \\ & \hline 0 \\ & 0 \\ & \hline \end{aligned}\right.$ | $\bigcirc$ | - | 0 | $\bigcirc$ | - | - | - | - |


| Signal | Description |
| :---: | :--- |
| PER0 to <br> PER7 | RF jitter amount (used to adjust the focus bias). 8-bit binary data in PER0 = LSB, PER7 = MSB. |
| FOK | Focus OK |
| GFS | High when the frame sync and the insertion protection timing match. |
| LOCK | GFS is sampled at 460Hz; when GFS is high, a high signal is output. If GFS is low eight <br> consecutive samples, a low signal is output. |
| EMPH | High when the playback disc has emphasis. |
| ALOCK | GFS is sampled at 460Hz; when GFS is high eight consecutive samples, a high signal is <br> output. If GFS is low eight consecutive samples, a low signal is output. |
| VF0 to VF7 | Used in CAV-W mode. Results of measuring the disc rotational velocity. (See Timing Chart 2-3.) <br> VFO = LSB, VF7 = MSB. |
| SPOA, B | SPOA and SPOB pin inputs. |
| WFCK | Write frame clock output. |
| SCOR | High when either subcode sync S0 or S1 is detected. |
| GTOP | High when the sync protection window is open. |
| RFCK | Read frame clock output. |
| XRAOF | Low when the built-in 16K RAM exceeds the $\pm 4$ frame jitter margin. |
| L0 to L7, <br> R0 to R7 | Peak meter register output. L0 to L7 are the left-channel and R0 to R7 are the right-channel <br> peak data. L0 and R0 are LSB. |


| C1F1 | C1F2 | C1 correction status |
| :---: | :---: | :--- |
| 0 | 0 | No Error |
| 1 | 0 | Single Error Correction |
| 1 | 1 | Irretrievable Error |


| C2F1 | C2F2 | C2 correction status |
| :---: | :---: | :--- |
| 0 | 0 | No Error |
| 1 | 0 | Single Error Correction |
| 1 | 1 | Irretrievable Error |


| Command bit | Processing |
| :---: | :--- |
| CPUSR $=1$ | XLON pin is high. |
| CPUSR $=0$ | XLON pin is low. |

## Peak meter



Setting the SOCT command of $\$ 8 \mathrm{X}$ to 0 and the SL1 and SL0 commands of $\$ B X$ to 0 and 1 , respectively, results in peak detection mode. The SQSO output is connected to the peak register. The maximum PCM data values (absolute value, upper 8 bits) for the left and right channels can be read from SQSO by inputting 16 clocks to SQCK. Peak detection is not performed during SQCK input, and the peak register does not change during readout. This SQCK input judgment uses a retriggerable monostable multivibrator with a time constant of $270 \mu \mathrm{~s}$ to $400 \mu \mathrm{~s}$. The time during which SQCK input is high should be $270 \mu \mathrm{~s}$ or less. Also, peak detection is restarted $270 \mu$ s to $400 \mu \mathrm{~s}$ after SQCK input.

The peak register is reset with each readout (16 clocks input to SQCK).
The maximum value in peak detection mode is detected and held in this status until the next readout. When switching to peak detection mode, readout should be performed one time initially to reset the peak register.

Peak detection can also be performed for previous value hold and average value interpolation data.

## Traverse monitor count value setting

These bits are set when monitoring the traverse condition of the SENS output according to the COUT frequency division.

| Command bit |  | Processing |
| :---: | :---: | :---: |
| TRM1 | TRM0 |  |
| 0 | 0 | $1 / 64$ frequency division |
| 0 | 1 | $1 / 128$ frequency division |
| 1 | 0 | $1 / 256$ frequency division |
| 1 | 1 | $1 / 512$ frequency division |

## Monitor output switching

The monitor output can be switched to the various signals by setting the MTSL 1 and MTSL0 commands of $\$ \mathrm{~B}$.

|  |  | Output data |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Command bit | Symbol | XUGF | XPCK | GFS | C2PO |
| MTSL1 | MTSL0 |  |  |  |  |
| 0 | 0 | XUGF | XPCK | GFS | C2PO |
| 0 | 1 | MNT1 | MNT0 | MNT3 | C2PO |
| 1 | 0 | RFCK | XPCK | XROF | GTOP |

\$CX commands

| Command | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: |
| Servo coefficient setting | Gain <br> MDP1 | Gain <br> MDP0 | Gain <br> MDS1 | Gain <br> MDS0 |
| CLV CTRL (\$DX) |  |  |  |  |

- CLV mode gain setting: GCLVS

| Gain <br> MDS1 | Gain <br> MDS0 | Gain <br> CLVS | GCLVS |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | -12 dB |
| 0 | 0 | 1 | -6 dB |
| 0 | 1 | 0 | -6 dB |
| 0 | 1 | 1 | 0 dB |
| 1 | 0 | 0 | 0 dB |
| 1 | 0 | 1 | +6 dB |

- CLVP mode gain setting: GMDP: GMDS

| Gain <br> MDP1 | Gain <br> MDP0 | GMDP |
| :---: | :---: | :---: |
| 0 | 0 | -6 dB |
| 0 | 1 | 0 dB |
| 1 | 0 | +6 dB |


| Gain <br> MDS1 | Gain <br> MDS0 | GMDS |
| :---: | :---: | :---: |
| 0 | 0 | -6 dB |
| 0 | 1 | 0 dB |
| 1 | 0 | +6 dB |

\$DX commands

| Command | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| CLV CTRL | 0 | TB | TP | Gain <br> CLVS | VP7 | VP6 | VP5 | VP4 | VP3 | VP2 | VP1 | VP0 |

See the \$CX commands.

| Command bit | Description |
| :---: | :--- |
| $\mathrm{TB}=0$ | Bottom hold at a cycle of RFCK/32 in CLVS mode. |
| $\mathrm{TB}=1$ | Bottom hold at a cycle of RFCK/16 in CLVS mode. |
| $\mathrm{TP}=0$ | Peak hold at a cycle of RFCK/4 in CLVS mode. |
| $\mathrm{TP}=1$ | Peak hold at a cycle of RFCK/2 in CLVS mode. |


| Command bit | Description |
| :---: | :---: |
| VP0 to VP7 = F0 (H) | Playback at half (normal) speed <br> to <br> Playback at normal (double) <br> speed <br> Playback at (quadruple) speed |
|  |  |
| VP0 to VP7 = E0 (H) |  |
| : |  |
| VP0 to VP7 = C0 (H) |  |

The rotational velocity $R$ of the spindle can be expressed with the following equation.

$$
R=\frac{256-n}{32}
$$

R: Relative velocity at normal speed $=1$ n: VP0 to VP7 setting value

Note) - Values in parentheses are for when DSPB is 1.

- Values when crystal is 16.9344 MHz and XTSL is low or when crystal is 33.8688 MHz and XTSL is high.
- VPO to VP7 setting values are valid in CAV-W mode.


Fig. 1-1
-49 -
\$EX commands

| Command | Data 1 |  |  |  | Data 2 |  |  |  | Data 3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| CLV mode | CM3 | CM2 | CM1 | CM0 | EPWM | SPDC | ICAP | SFSL | VC2C | HIFC | LPWR | VPON |


| Command bit |  |  |  | Mode |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| CM3 | CM2 | CM1 | CM0 |  | Description |
| 0 | 0 | 0 | 0 | STOP | Spindle stop mode.*1 |
| 1 | 0 | 0 | 0 | KICK | Spindle forward rotation mode.*1 |
| 1 | 0 | 1 | 0 | BRAKE | Spindle reverse rotation mode. Valid only when LPWR $=0$ <br> in any mode.*1 |
| 1 | 1 | 1 | 0 | CLVS | Rough servo mode. When the RF-PLL circuit isn't locked, <br> this mode is used to pull the disc rotations within the RF- <br> PLL capture range. |
| 1 | 1 | 1 | 1 | CLVP | PLL servo mode. |
| 0 | 1 | 1 | 0 | CLVA | Automatic CLVS/CLVP switching mode. <br> Used for normal playback. |

*1 See Timing Charts 1-2 to 1-6.

| Command bit |  |  |  |  |  |  |  |  | Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| EPWM | SPDC | ICAP | SFSL | VC2C | HIFC | LPWR | VPON | INV <br> VPCO |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CLV-N | Crystal reference CLV servo. |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | CLV-N | VCO2 reference CLV servo. |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | CLV-W | Used for playback in CLV-W <br> mode.* |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | CAV-W | Spindle control with VP0 to VP7. |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | CAV-W | Spindle control with the external <br> PWM. |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | VCO-C | VCO control*3 |

*2 Figs. 3-1 and 3-2 show the control flow with the microcomputer software in CLV-W mode.
*3 Fig. 3-3 shows the control flow with the microcomputer software in VCO-C mode.

| Command | Data 4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 |
| SPD mode | Gain | Gain |  |  |
| CAV1 | CAV0 | 0 | INV |  |
| VPCO |  |  |  |  |


| Gain <br> CAV1 | Gain <br> CAV0 | Gain |
| :---: | :---: | :---: |
| 0 | 0 | 0 dB |
| 0 | 1 | -6 dB |
| 1 | 0 | -12 dB |
| 1 | 1 | -18 dB |

- This sets the gain when controlling the spindle with the phase comparator in CAV-W mode.

| Mode | LPWR | Command | Timing chart |
| :---: | :---: | :---: | :---: |
| CLV-N | 0 | KICK | 1-2 (a) |
|  |  | BRAKE | 1-2 (b) |
|  |  | STOP | 1-2 (c) |
| CLV-W | 0 | KICK | 1-3 (a) |
|  |  | BRAKE | 1-3 (b) |
|  |  | STOP | 1-3 (c) |
|  | 1 | KICK | 1-4 (a) |
|  |  | BRAKE | 1-4 (b) |
|  |  | STOP | 1-4 (c) |
| CAV-W | 0 | KICK | 1-5 (a) |
|  |  | BRAKE | 1-5 (b) |
|  |  | STOP | 1-5 (c) |
|  | 1 | KICK | 1-6 (a) |
|  |  | BRAKE | 1-6 (b) |
|  |  | STOP | 1-6 (c) |


| Mode | LPWR | Timing chart |
| :---: | :---: | :---: |
| CLV-N | 0 | $1-7$ |
| CLV-W | 0 | $1-8$ |
|  | 1 | $1-9$ |
| CAV-W | 0 | $1-10(E P W M=0)$ |
|  | 1 | $1-11(E P W M=0)$ |
|  | 0 | $1-12(E P W M=1)$ |
|  | 1 | $1-13(E P W M=1)$ |

Timing Chart 1-2
CLV-N mode LPWR $=0$

(a) KICK

(b) BRAKE

(c) STOP

## Timing Chart 1-3

CLV-W mode (when following the spindle rotational velocity) LPWR $=0$

(a) KICK

(b) BRAKE

(c) STOP

## Timing Chart 1-4

CLV-W mode (when following the spindle rotational velocity) $L P W R=1$

(a) KICK

(b) BRAKE

(c) STOP

## Timing Chart 1-5

CAV-W mode LPWR $=0$

(a) KICK

(b) BRAKE

(c) STOP

## Timing Chart 1-6

CAV-W mode LPWR = 1

(a) KICK

(b) BRAKE

(c) STOP

## Timing Chart 1-7

CLV-N mode LPWR $=0$


Timing Chart 1-8
CLV-W mode LPWR $=0$


## Timing Chart 1-9

CLV-W mode LPWR = 1


The BRAKE pulse is masked when LPWR $=1$.

## Timing Chart 1-10

$C A V-W$ mode $E P W M=L P W R=0$


## Timing Chart 1-11

CAV-W mode EPWM $=L P W R=1$


The BRAKE pulse is masked when LPWR = 1 .

Timing Chart 1-12
CAV-W mode EPWM $=1, L P W R=0$


Timing Chart 1-13
CAV-W mode EPWM = LPWR = 1


The BRAKE pulse is masked when LPWR $=1$.

## §2. Subcode Interface

This section explains the subcode interface.
There are two methods for reading out a subcode externally.
The 8-bit subcodes P to W can be read from SBSO by inputting EXCK to the CXD3018Q/R.
Sub Q can be readout after checking the CRC of the 80 bits in the subcode frame.
Sub Q can be readout from the SQSO pin by inputting 80 clock pulses to the SQCK pin when SCOR comes correctly and CRCF is high.

## §2-1. P to W Subcode Readout

Data can be readout by inputting EXCK immediately after WFCK falls. (See Timing Chart 2-1.)

## §2-2. 80-bit Sub Q Readout

Fig. 2-1 shows the peripheral block of the 80-bit Sub Q register.

- First, Sub Q, regenerated at one bit per frame, is input to the 80 -bit serial/parallel register and the CRC check circuit.
- 96 -bit Sub Q is input, and if the CRC is OK , it is output to SQSO with CRCF $=1$. In addition, 80 bits are loaded into the parallel/serial register.
When SQSO goes high $400 \mu$ s (monostable multivibrator time constant) or more after subcode readout, the CPU determines that new data (which passed the CRC check) has been loaded.
- The CRCF reset is performed by inputting SQCK. When the subcode data is discontinuous after track jump, etc. CRCF is reset by inputting SQCK. Then, if $\operatorname{CRCF}=1$, the $C P U$ determines that the new data has been loaded.
- When the 80 -bit data is loaded, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of bytes is the same, the bits within the bytes are now ordered LSB first.
- Once the 80 -bit data load is confirmed, SQCK is input so that the data can be read. The SQCK input is detected, and the retriggerable monostable multivibrator is reset while the input is low.
- The retriggerable monostable multivibrator has a time constant from $270 \mu \mathrm{~s}$ to $400 \mu \mathrm{~s}$. When the duration when SQCK is high is less than this time constant, the monostable multivibrator is kept reset; during this interval, the serial/parallel register is not loaded into the parallel/serial register.
- While the monostable multivibrator is being reset, data cannot be loaded in the 80-bit parallel/serial register. In other words, while reading out with a clock cycle shorter than this time constant, the register will not be rewritten by CRCOK and others. (See Timing Chart 2-2.)
- The high and low intervals for SQCK should be between 750 ns and $120 \mu \mathrm{~s}$.


## Timing Chart 2-1



EXCK


Subcode P.Q.R.S.T.U.V.W Read Timing
Fig. 2-1. Block Diagram

Timing Chart 2-2


## Timing Chart 2-3



The relative velocity $R$ of the disc can be expressed with the following equation.

$$
R=\frac{m+1}{32} \quad \text { (R: Relative velocity, } m \text { : Measurement results) }
$$

VF0 to VF7 is the result obtained by counting VCKI/2 pulses while the reference signal ( 132.2 kHz ) generated from the crystal ( 384 Fs ) is high. This count is 31 when the disc is rotating at normal speed and 63 when it is rotating at double speed (when DSPB is low).

## §3. Description of Modes

This LSI has three basic operating modes using a combination of spindle control and the PLL. The operations for each mode are described below.

## §3-1. CLV-N Mode

This mode is compatible with the CXD2507AQ, and operation is the same as for the conventional control. The PLL capture range is $\pm 150 \mathrm{kHz}$.

## §3-2. CLV-W Mode

This is the wide capture range mode. This mode allows the PLL to follow the rotational velocity of the disc. This rotational following control has two types: using the built-in VCO2 or providing an external VCO. The spindle is the same CLV servo as for the conventional series. Operation using the built-in VCO2 is described below. (When using an external VCO, input the signal from the VPCO pin to the low-pass filter, use the output from the low-pass filter as the control voltage for the external VCO, and input the oscillation output from the VCO to the VCKI pin.)
When starting to rotate the disc and/or speeding up to the lock range from the condition where the disc is stopped, CAV-W mode should be used. Specifically, first send $\$ E 6650$ to set CAV-W mode and kick the disc, then send $\$ E 60 C 0$ to set CLV-W mode if ALOCK is high, which can be readout serially from the SQSO pin. CLV mode can be used while ALOCK is high. The microcomputer monitors the serial data output, and must return the operation to the speed adjusting state (CAV-W mode) when ALOCK becomes low. The control flow according to the microcomputer software is shown in Fig. 3-2.
In CLV-W mode (normal), low power consumption is achieved by setting LPWR to high. Control was formerly performed by applying acceleration and deceleration pulses to the spindle motor. However, when LPWR is set to high, deceleration pulses are not output, thereby achieving low power consumption mode.

Note) The capture range for CLV-W mode has theoretically the range up to the signal processing limit.

## §3-3. CAV-W Mode

This is CAV mode. In this mode, the external clock is fixed and it is possible to control the spindle to variable rotational velocity. The rotational velocity is determined by the VP0 to VP7 setting values or the external PWM. When controlling the spindle with VP0 to VP7, setting CAV-W mode with the \$E6650 command and controlling VP0 to VP7 with the \$DX commands allows the rotational velocity to be varied from low speed to double speed. (See the \$DX commands.) Also, when controlling the spindle with the external PWM, the PWMI pin is binary input which becomes KICK during high intervals and BRAKE during low intervals.
The microcomputer can know the rotational velocity using V16M. The reference for the velocity measurement is a signal of 132.2 kHz obtained by $1 / 128$-frequency dividing the crystal (384Fs). The velocity is obtained by counting $\mathrm{V} 16 \mathrm{M} / 2$ pulses while the reference is high, and the result is output from the new CPU interface as 8 bits (VF0 to VP7). These measurement results are 31 when the disc is rotating at normal speed or 63 when it is rotating at double speed. These values match those of the 256-n for control with VP0 to VP7.
In CAV-W mode, the spindle is set to the desired rotational velocity and the operation speed for the entire system follows this rotational velocity. Therefore, the cycles for the Fs system clock, PCM data and all other output signals from this LSI change according to the rotational velocity of the disc.

Note) The capture range for this mode is theoretically up to the signal processing limit.

## §3-4. VCO-C Mode

This is VCO control mode. In this mode, the oscillation frequency of the internal master clock (VCLK) can be controlled by setting \$D commands VP0 to VP7 and VPCTL0, 1. The VCLK oscillation frequency can be expressed by the following equation.

$$
\text { VCLK }=\frac{1(256-n)}{32} \quad \begin{aligned}
& \mathrm{n}: \text { VP0 to VP7 setting value } \\
& 1: \text { VPCTL0, } 1 \text { setting value }
\end{aligned}
$$

The VCO1 oscillation frequency is determined by VCLK. The VCO1 frequency can be expressed by the following equation.

- When DSPB = 0

$$
\mathrm{VCO} 1=\mathrm{VCLK} \times \frac{49}{24}
$$

- When DSPB = 1

$$
\mathrm{VCO} 1=\mathrm{VCLK} \times \frac{49}{16}
$$



Fig. 3-1. Disc Stop to Normal Condition in CLV-W Mode

## CLV-W Mode



Fig. 3-2. CLV-W Mode Flow Chart

VCO-C Mode


Fig. 3-3. Access Flow Chart Using VCO Control

## §4. Description of Other Functions

## §4-1. Channel Clock Regeneration by the Digital PLL Circuit

- The channel clock is necessary for demodulating the EFM signal regenerated by the optical system.

Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3 T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T , that is the channel clock, is necessary.
In an actual player, the PLL is necessary to regenerate the channel clock because the fluctuation in the spindle rotation alters the width of the EFM signal pulses.

The block diagram of this PLL is shown in Fig. 4-1.
The CXD3018Q/R has a built-in three-stage PLL.

- The first-stage PLL is for the wide-band PLL. When the internal VCO2 is used, an external LPF is necessary; when not using the internal VCO2, external LPF and VCO are required.
The output of this first-stage PLL is used as a reference for all clocks within the LSI.
- The second-stage PLL generates the high-frequency clock needed by the third-stage digital PLL.
- The third-stage PLL is a digital PLL that regenerates the actual channel clock.
- A new digital PLL has been provided for CLV-W mode to follow the rotational velocity of the disc in addition to the conventional secondary loop.

Block Diagram 4-1


## §4-2. Frame Sync Protection

- In normal-speed playback, a frame sync is recorded approximately every $136 \mu \mathrm{~s}(7.35 \mathrm{kHz})$. This signal is used as a reference to recognize the data within a frame. Conversely, if the frame sync cannot be recognized, the data is processed as error data because the data cannot be recognized. As a result, recognizing the frame sync properly is extremely important for improving playability.
- In the CXD3018Q/R, window protection and forward protection/backward protection have been adopted for frame sync protection. These functions achieve very powerful frame sync protection. There are two window widths: one for cases where a rotational disturbance affects the player and the other for cases where there is no rotational disturbance (WSEL = 0/1). In addition, the forward protection counter is fixed to 13 , and the backward protection counter to 3 . Concretely, when the frame sync is being played back normally and then cannot be detected due to scratches etc., a maximum of 13 frames are inserted. If the frame sync cannot be detected for 13 frames or more, the window opens to resynchronize the frame sync.
In addition, immediately after the window opens and the resynchronization is executed, if a proper frame sync cannot be detected within 3 frames, the window opens immediately.


## §4-3. Error Correction

- In the CD format, one 8-bit data contains two error correction codes, C 1 and C 2 . For C 1 correction, the code is created with 28 -byte information and 4 -byte C1 parity.
For C 2 correction, the code is created with 24-byte information and 4-byte parity.
Both C1 and C2 are Reed-Solomon codes with a minimum distance of 5 .
- The CXD3018Q/R's SEC strategy uses powerful frame sync protection and C1 and C2 error correction to achieve high playability.
- The correction status can be monitored externally.

See Table 4-2.

- When the C 2 pointer is high, the data in question was uncorrectable. Either the previous value was held or an average value interpolation was made for the data.

| MNT3 | MNT1 | MNT0 | Description |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | No C1 errors |
| 0 | 0 | 1 | One C1 error corrected |
| 0 | 1 | 1 | C1 correction impossible |
| 1 | 0 | 0 | No C2 errors |
| 1 | 0 | 1 | One C2 error corrected |
| 1 | 1 | 0 | C2 correction impossible |

Table 4-2

## Timing Chart 4-3



## §4-4. DA Interface

- The CXD3018Q/R DA interface is as described below.

This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel.
Timing Chart 4-4


## §4-5. Digital Out

There are three Digital Out: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software.
The CXD3018Q/R supports type 2 form 1.
Sub $Q$ data which are matched twice in succession after a CRC check are input to the first four bits (bits 0 to 3 ) of the channel status.
When Mute $=1$ in $\$$ AX commands, the previous value is held for the channel status.

Digital Out C bit


Table 4-5

## §4-6. Servo Auto Sequence

This function performs a series of controls, including auto focus and track jumps. When the auto sequence command is received from the CPU, auto focus, 1 -track jump, 2 N -track jump and N -track move are executed automatically.
The commands which enable transfer to the CXD3018Q/R during the execution of auto sequence are $\$ 4 \mathrm{X}$ to \$EX.
When CLOK goes from low to high while XBUSY is low, XBUSY does not become high for a maximum of $100 \mu \mathrm{~s}$ after that point.
(a) Auto focus (\$47)

Focus search-up is performed, FOK and FZC are checked, and the focus servo is turned on.
If $\$ 47$ is received from the CPU, the focus servo is turned on according to Fig. 4-3. The auto focus starts with focus search-up, and note that the pickup should be lowered beforehand (focus search down). In addition, blind $E$ of register 5 is used to eliminate FZC chattering. Concretely, the focus servo is turned on at the falling edge of FZC after FZC has been continuously high for a longer time than $E$.


Fig. 4-6-(a). Auto Focus Flow Chart


Fig. 4-6-(b). Auto Focus Timing Chart
(b) Track jump

1,10 and 2 N -track jumps are performed respectively. Always use this when the focus, tracking, and sled servos are on. Note that tracking gain-up and braking-on should be sent beforehand because they are not involved in this sequence.

- 1-track jump

When $\$ 48$ ( $\$ 49$ for REV) is received from the CPU, a FWD (REV) 1-track jump is performed in accordance with Fig. 4-7. Set blind A and brake B with register 5 .

- 10-track jump

When \$4A (\$4B for REV) is received from the CPU, a FWD (REV) 10 -track jump is performed in accordance with Fig. $4-8$. The principal difference from the 1 -track jump is to kick the sled. In addition, after kicking the actuator, when 5 tracks have been counted through COUT, the brake is applied to the actuator. Then, when the actuator speed is found to have slowed up enough (determined by the COUT cycle becoming longer than the overflow $C$ set with register 5 ), the tracking and sled servos are turned on.

- 2 N -track jump

When \$4C (\$4D for REV) is received from the CPU, a FWD (REV) 2N-track jump is performed in accordance with Fig. $4-9$. The track jump count N is set with register 7 . Although N can be set to $2^{16}$ tracks, note that the setting is actually limited by the actuator. COUT is used for counting the number of jumps.
Although the 2 N -track jump basically follows the same sequence as the 10 -track jump, the one difference is that after the tracking servo is turned on, the sled continues to move only for " D ", set with register 6.

- N -track move

When $\$ 4 E$ ( $\$ 4 \mathrm{~F}$ for REV) is received from the CPU, a FWD (REV) N-track move is performed in accordance with Fig. $4-10$. N can be set to $2^{16}$ tracks. COUT is used for counting the number of jumps. The N -track move is executed only by moving the sled, and is therefore suited for moving across several thousand to several ten-thousand tracks.


Fig. 4-7-(a). 1-Track Jump Flow Chart


Fig. 4-7-(b). 1-Track Jump Timing Chart


Fig. 4-8-(a). 10-Track Jump Flow Chart


Fig. 4-8-(b). 10-Track Jump Timing Chart


Fig. 4-9-(a). 2N-Track Jump Flow Chart


Fig. 4-9-(b). 2N-Track Jump Timing Chart


Fig. 4-10-(a). N -Track Move Flow Chart


Fig. 4-10-(b). N-Track Move Timing Chart

## §4-7. Digital CLV

Fig. 4-11 shows the block diagram. Digital CLV outputs MDS error and MDP error with PWM, with the sampling frequency increased up to 130 kHz during normal-speed playback in CLVS, CLVP and other modes.
In addition, the digital spindle servo gain is variable.


CLVS U/D : Up/down signal from CLVS servo
MDS error : Frequency error for CLVP servo
MDP error: Phase error for CLVP servo
PWMI : Spindle drive signal from the microcomputer

Fig. 4-11. Block Diagram

## §4-8. CD-DSP Block Playback Speed

In the CXD3018Q/R, the following playback modes can be selected through different combinations of the crystal, XTSL pin and the DSPB command of \$9X.

CD-DSP block playback speed

| Crystal | XTSL | DSPB | CD-DSP block playback speed |
| :---: | :---: | :---: | :---: |
| $768 F s$ | 0 | 1 | $4 \times^{* 1}$ |
| $768 F s$ | 1 | 0 | $1 \times$ |
| $768 F s$ | 1 | 1 | $2 \times$ |
| $384 F s$ | 0 | 0 | $1 \times$ |
| $384 F s$ | 0 | 1 | $2 \times$ |
| $384 F s$ | 1 | 1 | $1 \times{ }^{* 2}$ |

$\mathrm{Fs}=44.1 \mathrm{kHz}$.
*1 In $4 \times$ speed playback, the timer value for the auto sequence is halved.
*2 Low power consumption mode. The CD-DSP processing speed is halved, allowing power consumption to be reduced.

## §4-9. DAC Block Playback Speed

The operation speed for the DAC block is determined by the crystal and the MCSL command of \$9X regardless of the CD-DSP operating conditions noted above. This allows the playback modes for the DAC and CD-DSP blocks to be set independently.

1-bit DAC block playback speed

| Crystal | MCSL | DAC block playback speed |
| :---: | :---: | :---: |
| 768 Fs | 1 | $1 \times$ |
| 768 Fs | 0 | $2 \times$ |
| 384 Fs | 0 | $1 \times$ |

$\mathrm{Fs}=44.1 \mathrm{kHz}$.

## §4-10. DAC Block Input Timing

Timing Chart 4-12 shows the DAC block input timing chart.
In the CXD3018Q/R, the data can be transferred from the CD signal processor block to the DAC block via the outside of the LSI. This allows the data to be sent to the DAC block via the audio DSP, etc.
As for the data input to the DAC block without using the audio DSP, there are two methods: one is to connect directly EMPH, LRCK, BCK and PCMD with EMPHI, LRCKI, BCKI and PCMDI outside the LSI; and the other is to set OUTLO of $\$ 8 \mathrm{X}$ to 1 . Note that the outputs of EMPH, LRCK, BCK and PCMD become low when OUTLO of $\$ 8 \mathrm{X}$ is set to 0 .

## §4-11. Description of DAC Block Functions

## Zero data detection

When the condition where the lower 4 bits of the input data are DC and the remaining upper bits are all " 0 " or all "1" has continued about for 300 ms , zero data is detected. Zero data detection is performed independently for the left and right channels.

## Mute flag output

The LMUT and RMUT pins go active when any one of the following conditions is met.
The polarity can be selected with the ZDPL command of \$9X.

- When zero data is detected
- When a high signal is input to the SYSM pin
- When the SMUT command of $\$ A X$ is set


## Attenuation operation

Assuming attenuation data $\mathrm{X} 1, \mathrm{X} 2$ and X 3 ( $\mathrm{X} 1>\mathrm{X} 3>\mathrm{X} 2$ ), the corresponding audio outputs are $\mathrm{Y} 1, \mathrm{Y} 2$ and Y 3 ( $Y 1>Y 3>Y 2$ ). First, $X 1$ is sent, followed by $X 2$. If $X 2$ is sent before $X 1$ reaches $Y 1$ (A in the figure), $X 1$ continues approaching Y 2 . Next, if X 3 is sent before X 1 reaches Y 2 ( B or C in the figure), X 1 then approaches Y3 from the value ( B or C in the figure) at that point.


## DAC block mute operation

## Soft mute

Soft mute results and the input data is attenuated to zero when any one of the following conditions is met.

- When attenuation data of "000" (high) is set
- When the SMUT command of \$AX is set to 1
- When a high signal is input to the SYSM input pin



## Forced mute

Forced mute results when the FMUT command of $\$ A X$ is set to 1.
Forced mute fixes the PWM output that is input to the LPF block to low.

* When setting FMUT, set OPSL2 to 1. (See the \$AX commands.)


## Zero detection mute

The analog mute is applied to the left and right channels, respectively, when the ZMUT command of \$9X is set to 1 and the zero data is detected for the left or right channel.
(See "Zero data detection".)
When the ZMUT command of $\$ 9 \mathrm{X}$ is set to 1 , the analog mute is applied even if the mute flag output condition is met. When the zero detection mute is on, set the DCOF, ZDPL command of $\$ 9 X$ to 1 .
Timing Chart 4-12

Input Timing DAC Block

## LRCK Synchronization

Synchronization is performed at the first falling edge of the LRCK input during reset.
After that, synchronization is lost when the LRCK input frequency changes and resynchronization must be performed.
The LRCK input frequency changes when the master clock of the LSI is switched and the playback speed changes such as the following cases.

- When the XTSL pin switches between high and low
- When the DSPB command of \$9X setting changes
- When the MCSL command of \$9X setting changes

LRCK switching may also be performed if there are other ICs between the CD-DSP block and the DAC block. Resynchronization must be performed in this case as well.
For resynchronization, set the LRWO command of \$AX to 1 , wait for one LRCK cycle or more, and then set LRWO to 0.

* When setting LRWO, set OPSL2 to 1. (See the \$AX commands.)


## SYCOF

When LRCK, PCMD and BCK are connected directly with LRCKI, PCMDI and BCKI, respectively, playback can be performed easily in CAV-W mode by setting SYCOF of address 9 to 1 .
Normally, the memory proof, etc. is used for playback in CAV-W mode.
In CAV-W mode, the LRCK output conforms not to the crystal but to the VCO. Therefore, synchronization is frequently lost.
Setting SYCOF of address 9 to 1 ignores that the LRCKI input synchronization is lost, facilitating playback. However, the playback is not perfect because previous value hold or data skip occurs due to the wow and flutter in the LRCKI input.

* Set SYCOF to 0 except when connecting LRCK, PCMD and BCK directly with LRCKI, PCMDI and BCKI, respectively, and performing playback in CAV-W mode.


## Digital Bass Boost

Bass boost without external parts is possible using the built-in digital filter. The boost strength has two levels: Mid. and Max. BSBST and BBSL of address A are used for the setting.
See Graph 4-13 for the digital bass boost frequency response.


Graph 4-13

## §4-12. LPF Block

The CXD3018Q/R contains an initial-stage secondary active LPF with numerous resistors and capacitors and an operational amplifier with reference voltage.
The resistors and capacitors are attached externally, allowing the cut-off frequency fc to be determined flexibly. The reference voltage $(\mathrm{Vc})$ is $(\mathrm{AVDD}-\mathrm{AVss}) \times 0.45$.

The LPF block application circuit is shown below.
In this circuit, the cut-off frequency is fc $\approx 40 \mathrm{kHz}$.

## LPF Block Application Circuit



Fig. 4-14. LPF External Circuit

## §4-13. Asymmetry Compensation

Fig. 4-15 shows the block diagram and circuit example.


Fig. 4-15. Asymmetry Compensation Application Circuit

## §4-14. CD TEXT Data Demodulation

- In order to demodulate the CD TEXT data, set the command $\$ 8$ Data 6 D3 TXON to 1. During TXON $=1$, connect EXCK to low and do not use the data output from SBSO because the CD TEXT demodulation circuit uses EXCK and the SBSO pin exclusively.
It requires 26.7 ms (max.) to demodulate the CD TEXT data correctly after TXON is set to 1 .
- The CD TEXT data is output by switching the SQSO pin with the command. The CD TEXT data output is enabled by setting the command $\$ 8$ Data 6 D2 TXOUT to 1 . To read data, the readout clock should be input to SQCK.
- The readable data are the CRC counting results for the each pack and the CD TEXT data (16 bytes) except for CRC data.
- When the CD TEXT data is read, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of the bytes is the same, the bits within the bytes are now ordered LSB first.
- Data which can be stored in the LSI is 1 packet (4 packs).


Fig. 4-16. Block Diagram of CD TEXT Demodulation Circuit

Fig. 4-17. CD TEXT Data Timing Chart

## §5. Description of Servo Signal Processing System Functions and Commands

## §5-1. General Description of Servo Signal Processing System (VDD: Supply voltage)

| Focus servo |  |
| :---: | :---: |
| Sampling rate: | 88.2 kHz (when MCK $=128 \mathrm{Fs}$ ) |
| Input range: | 1/4VDD to 3/4VdD |
| Output format: | 7-bit PWM |
| Other: | Offset cancel |
|  | Focus bias adjustment |
|  | Focus search |
|  | Gain-down function |
|  | Defect countermeasure |
|  | Auto gain control |
| Tracking servo |  |
| Sampling rate: | 88.2 kHz ( when MCK $=128 \mathrm{Fs}$ ) |
| Input range: | $1 / 4 \mathrm{~V}$ DD to $3 / 4 \mathrm{~V}$ dD |
| Output format: | 7-bit PWM |
| Other: | Offset cancel |
|  | E:F balance adjustment |
|  | Track jump |
|  | Gain-up function |
|  | Defect countermeasure |
|  | Drive cancel |
|  | Auto gain control |
|  | Vibration countermeasure |

Sled servo
Sampling rate: $\quad 345 \mathrm{~Hz}$ (when MCK $=128 \mathrm{Fs}$ )
Input range:
Output format:
$1 / 4 \mathrm{VdD}$ to $3 / 4 \mathrm{~V}$ do

Other:
7-bit PWM
Sled move

FOK, MIRR, DFCT signal generation
RF signal sampling rate: 1.4 MHz ( when $\mathrm{MCK}=128 \mathrm{Fs}$ )
Input range:
Other:
$1 / 4 \mathrm{Vdd}$ to $3 / 4 \mathrm{~V}$ do
RF zero level automatic measurement

## §5-2. Digital Servo Block Master Clock (MCK)

The clock with $2 / 3$ frequency of the crystal is supplied to the digital servo block.
XT4D and XT2D are \$3F commands, and XT1D is a \$3E command. (Default is 0 for each command)
The digital servo block is designed with an MCK frequency of 5.6448 MHz (128Fs) as typical.

| Mode | XTAI | FSTO | XTSL | XT4D | XT2D | XT1D | Frequency division ratio | MCK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 384 Fs | 256 Fs | $*$ | $*$ | $*$ | 1 | 1 | 256 Fs |
| 2 | 384 Fs | 256 Fs | $*$ | $*$ | 1 | 0 | $1 / 2$ | 128 Fs |
| 3 | 384 Fs | 256 Fs | 0 | 0 | 0 | 0 | $1 / 2$ | 128 Fs |
| 4 | 768 Fs | 512 Fs | $*$ | $*$ | $*$ | 1 | 1 | 512 Fs |
| 5 | 768 Fs | 512 Fs | $*$ | $*$ | 1 | 0 | $1 / 2$ | 256 Fs |
| 6 | 768 Fs | 512 Fs | $*$ | 1 | 0 | 0 | $1 / 4$ | 128 Fs |
| 7 | 768 Fs | 512 Fs | 1 | 0 | 0 | 0 | $1 / 4$ | 128 Fs |

$\mathrm{Fs}=44.1 \mathrm{kHz}, *:$ don't care
Table 5-1

## §5-3. DC Offset Cancel [AVRG (Average) Measurement and Compensation] (See Fig. 5-3.)

The CXD3018Q/R can measure the averages of RFDC, VC, FE and TE and compensate these signals using the measurement results to control the servo effectively. This AVRG measurement and compensation is necessary to initialize the CXD3018Q/R, and is able to cancel the DC offset.
AVRG measurement takes the levels applied to the VC, FE, RFDC and TE pins as the digital average values of 256 samples, and then loads these values into each AVRG register.
The AVRG measurement commands are D15 (VCLM), D13 (FLM), D11 (RFLM) and D4 (TLM) of \$38.
Measurement is on when the respective command is set to 1 .
AVRG measurement requires approximately 2.9 ms to 5.8 ms (when $\mathrm{MCK}=128 \mathrm{Fs}$ ) after the command is received. The completion of AVRG measurement operation can be monitored by the SENS pin. (See Timing Chart 5-2.) Monitoring requires that the upper 8 bits of the command register are $38(\mathrm{~h})$.


Timing Chart 5-2

## <Measurement>

VC AVRG: The VC DC offset (VC AVRG) which is the center voltage for the system is measured and used to compensate the FE, TE and SE signals.
FE AVRG: The FE DC offset (FE AVRG) is measured and used to compensate the FE and FZC signals.
TE AVRG: The TE DC offset (TE AVRG) is measured and used to compensate the TE and SE signals.
RF AVRG: The RF DC offset (RF AVRG) is measured and used to compensate the RFDC signal.

## <Compensation>

RFLC: (RF signal - RF AVRG) is input to the RF In register.
"00" is input when the RF signal is lower than RF AVRG.
TCL0: (TE signal - VC AVRG) is input to the TRK In register.
TCL1: (TE signal - TE AVRG) is input to the TRK In register.
VCLC: (FE signal - VC AVRG) is input to the FCS In register.
FLC1: (FE signal - FE AVRG) is input to the FCS In register.
FLC0: (FE signal - FE AVRG) is input to the FZC register.

Two methods of canceling the DC offset are assumed for the CXD3018Q/R. These methods are shown in Figs. 5-3a and 5-3b.
An example of AVRG measurement and compensation commands is shown below.
\$38 0800 (RF AVRG measurement)
\$38 2000 (FE AVRG measurement)
\$38 0010 (TE AVRG measurement)
\$38 14 OA (Compensation on [RFLC, FLC0, FLC1, TLC1]; corresponds to Fig. 5-3a.)
See the description of $\$ 38$ for these commands.

## §5-4. E:F Balance Adjustment Function (See Fig. 5-3.)

When the disc is rotated with the laser on, and with the FCS (focus) servo on via FCS search, the traverse waveform appears in the TE signal due to disc eccentricity.
In this condition, the low-frequency component can be extracted from the TE signal using the built-in TRK hold filter by setting D5 (TBLM) of $\$ 38$ to 1 .
The extracted low-frequency component is loaded into the TRVSC register as a digital value, and the TRVSC register value is established when TBLM returns to 0 .
Next, setting D2 (TLC2) of $\$ 38$ to 1 compensates the values obtained from the TE and SE input pins with the TRVSC register value (subtraction), allowing the E:F balance offset to be adjusted. (See Fig. 5-3.)

## §5-5. FCS Bias (Focus Bias) Adjustment Function

The FBIAS register value can be added to the FCS servo filter input by setting D14 (FBON) of \$3A to 1. (See Fig. 5-3.)
When D11 = 0 and $\mathrm{D} 10=1$ is set by $\$ 34 \mathrm{~F}$, the FBIAS register value can be written using the 9 -bit value of D9 to D1 (D9: MSB).
In addition, the RF jitter can be monitored by setting the $\$ 8$ command SOCT to 1. (See "DSP Block Timing Chart".)


Fig. 5-3a


Fig. 5-3b

## §5-6. AGCNTL (Automatic Gain Control) Function

The AGCNTL function automatically adjusts the filter internal gain in order to obtain the appropriate servo loop gain. AGCNTL not only copes with the sensitivity variation of the actuator and photo diode, etc., but also obtains the optimal gain for each disc.
The AGCNTL command is sent when each servo is turned on. During AGCNTL operation, if the upper 8 bits of the command register are $38(\mathrm{~h})$, the completion of AGCNTL operation can be confirmed by monitoring the SENS pin. (See Timing Chart 5-4 and "Description of SENS Signals".)
Setting D9 and D8 of \$38 to 1 sets FCS (focus) and TRK (tracking) respectively to AGCNTL operation.

Note) During AGCNTL operation, each servo filter gain must be normal, and the anti-shock circuit (described hereafter) must be disabled.


## Timing Chart 5-4

Coefficient K13 changes for AGF (focus AGCNTL) and coefficients K23 and K07 change for AGT (tracking AGCNTL) due to AGCNTL.
These coefficients change from 01 to $7 \mathrm{~F}(\mathrm{~h})$, and they must also be set within this range when written externally. After AGCNTL operation has completed, these coefficient values can be confirmed by reading them out from the SENS pin with the serial readout function (described hereafter).

AGCNTL related settings
The following settings can be changed with $\$ 35, \$ 36$ and $\$ 37$.
FG6 to FG0; AGF convergence gain setting, effective setting range: 00 to 57 (h)
TG6 to TG0; AGT convergence gain setting, effective setting range: 00 to 57 (h)
AGS; Self-stop on/off
AGJ; Convergence completion judgment time
AGGF; Internally generated sine wave amplitude (AGF)
AGGT; Internally generated sine wave amplitude (AGT)
AGV1; AGCNTL sensitivity 1 (during rough adjustment)
AGV2; AGCNTL sensitivity 2 (during fine adjustment)
AGHS; Rough adjustment on/off
AGHT; Fine adjustment time
Note) Converging servo loop gain values can be changed with the FG6 to FG0 and TG6 to TG0 setting values. In addition, these setting values must be within the effective setting range. The default settings aim for 0 dB at 1 kHz . However, since convergence values vary according to the characteristics of each constituent element of the servo loop, FG and TG values should be set as necessary.

AGCNTL default operation has two stages.
In the first stage, rough adjustment is performed with high sensitivity for a certain period of time (select $256 / 128$ ms with AGHT, when MCK $=128 \mathrm{Fs}$ ), and the AGCNTL coefficient approaches the appropriate value. The sensitivity at this time can be selected from two types with AGV1.
In the second stage, the AGCNTL coefficient is finely adjusted with relatively low sensitivity to further approach the appropriate value. The sensitivity for the second stage can be selected from two types with AGV2. In the second stage of default operation, when the AGCNTL coefficient reaches the appropriate value and stops changing, the CXD3018Q/R confirms that the AGCNTL coefficient has not changed for a certain period of time (select $63 / 31 \mathrm{~ms}$ with AGHJ, when MCK $=128 \mathrm{Fs}$ ), and then completes AGCNTL operation. (Self-stop mode) This self-stop mode can be canceled by setting AGS to 0 .
In addition, the first stage is omitted for AGCNTL operation when AGHS is set to 0 .
An example of AGCNTL coefficient transitions during AGCNTL operation with various settings is shown in Fig. 5-5.


Fig. 5-5

Note) Fig. 5-5 shows the case where the AGCCNTL coefficient converges from the initial value to a smaller value.

## §5-7. FCS Servo and FCS Search (Focus Search)

The FCS servo is controlled by the 8-bit serial command \$0X. (See Table 5-6.)

| Register name | Command | D23 to D20 | D19 to D16 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | FOCUS CONTROL | 0000 | 10 * * | FOCUS SERVO ON (FOCUS GAIN NORMAL) |
|  |  |  | 11 * * | FOCUS SERVO ON (FOCUS GAIN DOWN) |
|  |  |  | 0 * 0 * | FOCUS SERVO OFF, OV OUT |
|  |  |  | 0 * 1 * | FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT |
|  |  |  | $0 * 10$ | FOCUS SEARCH VOLTAGE DOWN |
|  |  |  | 0 * 11 | FOCUS SEARCH VOLTAGE UP |

*: don't care
Table 5-6

## FCS Search

FCS search is required in the course of turning on the FCS servo.

Fig. 5-7 shows the signals for sending commands $\$ 00 \rightarrow \$ 02 \rightarrow \$ 03$ and performing only FCS search operation. Fig. 5-8 shows the signals for sending $\$ 08$ (FCS on) after that.


Fig. 5-7

## §5-8. TRK (Tracking) and SLD (Sled) Servo Control

The TRK and SLD servos are controlled by the 8-bit command \$2X. (See Table 5-9.) When the upper 4 bits of the serial data are $2(h)$, TZC is output to the SENS pin.

| Register name | Command | D23 to D20 | D19 to D16 |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 | TRACKING MODE | 0010 | 0 0 * * | TRACKING SERVO OFF |
|  |  |  | 01 * * | TRACKING SERVO ON |
|  |  |  | 10 * * | FORWARD TRACK JUMP |
|  |  |  | 11 * * | REVERSE TRACK JUMP |
|  |  |  | * * 00 | SLED SERVO OFF |
|  |  |  | * 01 | SLED SERVO ON |
|  |  |  | * * 10 | FORWARD SLED MOVE |
|  |  |  | * * 11 | REVERSE SLED MOVE |

*: don't care

## Table 5-9

## TRK Servo

The TRK JUMP (track jump) level can be set with 6 bits (D13 to D8) of $\$ 36$.
In addition, when the TRK servo is on and D17 of $\$ 1$ is set to 1 , the TRK servo filter switches to gain-up mode. The filter also switches to gain-up mode when the LOCK signal goes low or when vibration is detected with the anti-shock circuit (described hereafter) enabled.
The CXD3018Q/R has 2 types of gain-up filter structures in TRK gain-up mode which can be selected by setting D16 of \$1. (See Table 5-17.)

## SLD Servo

The SLD MOV (sled move) output, composed of a basic value from 6 bits (D13 to D8) of $\$ 37$, is determined by multiplying this value by $1 \times 2 \times, 3 \times$, or $4 \times$ set using D17 and D16 when D18 = D19 $=0$ is set with $\$ 3$. (See Table 5-10.)
SLD MOV must be performed continuously for $50 \mu$ s or more. In addition, if the LOCK input signal goes low when the SLD servo is on, the SLD servo turns off.

Note) When the LOCK signal is low, the TRK servo switches to gain-up mode and the SLD servo is turned off. These operations are disabled by setting D6 (LKSW) of \$38 to 1.

| Register name | Command | D23 to D20 | D19 to D16 |  |
| :---: | :---: | :---: | :---: | :---: |
| 3 | SELECT | 0011 | 0000 | SLED KICK LEVEL (basic value $\times \pm 1$ ) |
|  |  |  | 0001 | SLED KICK LEVEL (basic value $\times \pm 2$ ) |
|  |  |  | 0010 | SLED KICK LEVEL (basic value $\times \pm 3$ ) |
|  |  |  | 00011 | SLED KICK LEVEL (basic value $\times \pm 4$ ) |

Table 5-10

## §5-9. MIRR and DFCT Signal Generation

The RF signal obtained from the RFDC pin is sampled at approximately 1.4 MHz (when MCK $=128 \mathrm{Fs}$ ) and loaded. The MIRR and DFCT signals are generated from this RF signal.

## MIRR Signal Generation

The loaded RF signal is applied to peak hold and bottom hold circuits.
An envelope is generated from the waveforms generated in these circuits, and the MIRR comparator level is generated from the average of this envelope waveform.
The MIRR signal is generated by comparing the waveform generated by subtracting the bottom hold value from the peak hold value with this MIRR comparator level. (See Fig. 5-11.)
The bottom hold speed and mirror sensitivity can be selected from four values using D7 and D6, and D5 and D4, respectively, of \$3C.


Fig. 5-11

## DFCT Signal Generation

The loaded RF signal is input to two peak hold circuits with different time constants, and the DFCT signal is generated by comparing the difference between these two peak hold waveforms with the DFCT comparator level. (See Fig. 5-12.)
The DFCT comparator level can be selected from four values using D13 and D12 of \$3B.


Fig. 5-12
-95-

## §5-10. DFCT Countermeasure Circuit

The DFCT countermeasure circuit maintains the directionality of the servo so that the servo does not become easily dislocated due to scratches or defects on discs.
Specifically, this operation is achieved by detecting scratches and defects with the DFCT signal generation circuit, and when DFCT goes high, applying the low-frequency component of the error signal before DFCT went high to the FCS and TRK servo filter inputs. (See Fig. 5-13.)
In addition, these operations are activated by the default. They can be disabled by setting D7 (DFSW) of \$38 to 1.


Fig. 5-13

## §5-11. Anti-shock Circuit

When vibrations occur in the CD player, this circuit forces the TRK filter to switch to gain-up mode so that the servo does not become easily dislocated. This circuit is for systems which require vibration countermeasures. Concretely, vibrations are detected using an internal anti-shock filter and comparator circuit, and the gain is increased. (See Fig. 5-14.)
The comparator level is fixed to $1 / 16$ of the maximum comparator input amplitude. However, the comparator level is practically variable by adjusting the value of the anti-shock filter output coefficient K35.
This function can be turned on and off by D19 of $\$ 1$ when the brake circuit (described hereafter) is off. (See Table 5-17.)
This circuit can also support an external vibration detection circuit, and can set the TRK servo filter to gain-up mode by inputting high level to the ATSK pin.
When the upper 4 bits of the command register are $1(\mathrm{~h})$, vibration detection can be monitored from the SENS pin. It can also be monitored from the ATSK pin by setting \$3F command ASOT to 1.


Fig. 5-14

## §5-12. Brake Circuit

Immediately after a long distance track jump it tends to be hard for the actuator to settle and for the servo to turn on.
The brake circuit prevents these phenomenon.
In principle, the brake circuit uses the tracking drive as a brake by cutting the unnecessary portions utilizing the $180^{\circ}$ offset in the RF envelope and tracking error phase relationship which occurs when the actuator traverses the track in the radial direction from the inner track to the outer track and vice versa. (See Figs. 5-15 and 5-16.) Concretely, this operation is achieved by masking the tracking drive using the TRKCNCL signal generated by loading the MIRR signal at the edge of the TZC (Tracking Zero Cross) signal.
The brake circuit can be turned on and off by D18 of $\$ 1$. (See Table 5-17.)
In addition, the low frequency for the tracking drive after masking can be boosted. (SFBK1, 2 of \$34B)

Inner track $\rightarrow$ Outer track

TRK DRV (SFBK OFF)

$\qquad$

TRK DRV (SFBK ON)

## SENS

TZC out

Outer track $\rightarrow$ Inner track


Fig. 5-16

Fig. 5-15

| Register name | Command | D23 to D20 | D19 to D16 |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | TRACKING CONTROL | 0001 | $10 * *$ | ANTI SHOCK ON |
|  |  |  | 0 * * * | ANTI SHOCK OFF |
|  |  |  | * 1 * * | BRAKE ON |
|  |  |  | * 0 * * | BRAKE OFF |
|  |  |  | * * 0 * | TRACKING GAIN NORMAL |
|  |  |  | * * 1 * | TRACKING GAIN UP |
|  |  |  | * * * 1 | TRACKING GAIN UP FILTER SELECT 1 |
|  |  |  | * * * 0 | TRACKING GAIN UP FILTER SELECT 2 |

Table 5-17
*: don't care

## §5-13. COUT Signal

The COUT signal is output to count the number of tracks during traverse, etc. It is basically generated by loading the MIRR signal at both edges of the TZC signal. The used TZC signal can be selected from among three different phases according to the COUT signal application.

- HPTZC: For 1-track jumps

Fast phase COUT signal generation with a fast phase TZC signal. (The TZC phase is advanced by a cut-off 1 kHz digital HPF; when MCK = 128Fs.)

- STZC: For COUT generation when MIRR is externally input and for applications other than COUT generation. This is generated by sampling the TE signal at 700 kHz . (when MCK $=128 \mathrm{Fs}$ )
- DTZC: For high-speed traverse

Reliable COUT signal generation with a delayed phase STZC signal.
Since it takes some time to generate the MIRR signal, it is necessary to delay the TZC signal in accordance with the MIRR signal delay during high-speed traverse.
The COUT signal output method is switched with D15 and D14 of \$3C.
When D15 = 1: $\quad$ STZC
When D15 $=0$ and D14 $=0:$ HPTZC
When D15 $=0$ and D14 $=1$ : DTZC
When DTZC is selected, the delay can be selected from two values with D14 of $\$ 36$.

## §5-14. Serial Readout Circuit

The following measurement and adjustment results specified beforehand by serial command $\$ 39$ can be read out from the SENS pin by inputting the readout clock to the SCLK pin. (See Fig. 5-18, Table 5-19 and "Description of SENS Signals".)

Specified commands
\$390C: VC AVRG measurement result
\$3908: FE AVRG measurement result
\$3904: TE AVRG measurement result
\$3953: FCS AGCNTL coefficient result
\$3963: TRK AGCNTL coefficient result
\$391C: TRVSC adjustment result
\$391D: FBIAS register value


Fig. 5-18

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SCLK frequency | fscLk |  |  | 16 | MHz |
| SCLK pulse width | tspw | 31.3 |  |  | ns |
| Delay time | toss | 15 |  |  | $\mu \mathrm{~s}$ |

Table 5-19
During readout, the upper 8 bits of the command register must be 39 (h).

## §5-15. Writing to Coefficient RAM

The coefficient RAM can be rewritten by $\$ 34$. All coefficients have default values in the built-in ROM, and transfer from the ROM to the RAM is completed approximately $40 \mu \mathrm{~s}$ (when MCK $=128 \mathrm{Fs}$ ) after the XRST pin rises. (The coefficient RAM cannot be rewritten during this period.)
After that, the characteristics of each built-in filter can be finely adjusted by rewriting the data for each address of the coefficient RAM.
The coefficient rewrite command is comprised of 24 bits, with D14 to D8 of $\$ 34$ as the address ( $\mathrm{D} 15=0$ ) and D7 to D0 as the data. Coefficient rewriting is completed $11.3 \mu \mathrm{~s}$ (when MCK $=128 \mathrm{Fs}$ ) after the command is received. When rewriting multiple coefficients continuously, be sure to wait $11.3 \mu \mathrm{~s}$ (when MCK $=128 \mathrm{Fs}$ ) before sending the next rewrite command.

## §5-16. PWM Output

FCS, TRK and SLD PWM format outputs are described below.
In particular, FCS and TRK use a double oversampling noise shaper.
Timing Chart 5-20 and Fig. 5-21 show examples of output waveforms and drive circuits.

$\mathrm{t}_{\text {мСК }}=\frac{1}{5.6448 \mathrm{MHz}} \approx 180 \mathrm{~ns}$

## Timing Chart 5-20



Fig. 5-21. Drive Circuit

## §5-17. Servo Status Changes Produced by LOCK Signal

When the LOCK signal becomes low, the TRK servo switches to the gain-up mode and the SLD servo turns off in order to prevent SLD free-running.
Setting D6 (LKSW) of $\$ 38$ to 1 deactivates this function.
In other words, neither the TRK servo nor the SLD servo changes even when the LOCK signal becomes low.
This enables microcomputer control.

## §5-18. Description of Commands and Data Sets

\$34

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | KA6 | KA5 | KA4 | KA3 | KA2 | KA1 | KA0 | KD7 | KD6 | KD5 | KD4 | KD3 | KD2 | KD1 | KD0 |

When D15 $=0$.
KA6 to KA0: Coefficient address
KD7 to KD0: Coefficient data
\$348 (preset: \$348 000)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | PFOK1 | PFOK0 | 0 | 0 | 0 | MRS | MRT1 | MRT0 | 0 | 0 |

These commands set the FOK signal hold time. See $\$ 3 B$ for the FOK slice level.
These are the values when MCK $=128 \mathrm{Fs}$, and the hold time is inversely proportional to the MCK setting.

| PFOK1 | PFOK0 | Processing |
| :---: | :---: | :--- |
| 0 | 0 | High when the RFDC value is higher than the FOK slice level, low when lower than the <br> FOK slice level. |
| 0 | 1 | High when the RFDC value is higher than the FOK slice level, low when continuously <br> lower than the FOK slice level for 4.35ms or more. |
| 1 | 0 | High when the RFDC value is higher than the FOK slice level, low when continuously <br> lower than the FOK slice level for 10.16 ms or more. |
| 1 | 1 | High when the RFDC value is higher than the FOK slice level, low when continuously <br> lower than the FOK slice level for 21.77ms or more. |

MRS: This command switches the time constant for generating the MIRR comparator level of the MIRR generation circuit.
When 0 , the time constant is normal. (default)
When 1 , the time constant is longer than normal.
The time during which MIRR = high due to the effects of RFDC signal pulse noise, etc., can be suppressed by setting MRS $=1$.
MRT1, 0 : These commands limit the time while MIRR = high.

* | MRT1 | MRT0 | MIRR maximum time [ms] |
| :---: | :---: | :---: |
| 0 | 0 | No time limit |
| 0 | 1 | 1.10 |
| 1 | 0 | 2.20 |
| 1 | 1 | 4.00 |

> *: preset
\$34B (preset: \$34B 000)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | SFBK1 | SFBK2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The low frequency can be boosted for brake operation.
See §5-12 for brake operation.
SFBK1: When 1, brake operation is performed by setting the LowBooster- 1 input to 0 . This is valid only when TLB1ON $=1$. Preset is 0 .
SFBK2: When 1 , brake operation is performed by setting the LowBooster-2 input to 0 . This is valid only when TLB2ON $=1$. Preset is 0 .
\$34C (preset: \$34C 000)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | THBON | FHBON | TLB10N | FLB10N | TLB2ON | 0 | HBST1 | HBST0 | LB1S1 | LB1S0 | LB2S1 | LB2S0 0 |

These bits turn on the boost function. (See $\S 5-20$. Filter Composition.)
There are five boosters (three for the TRK filter and two for the FCS filter) which can be turned on and off independently.

THBON: When 1, the high frequency is boosted for the TRK filter. Preset is 0.
FHBON: When 1, the high frequency is boosted for the FCS filter. Preset is 0 .
TLB1ON: When 1, the low frequency is boosted for the TRK filter. Preset is 0 .
FLB1ON: When 1, the low frequency is boosted for the FCS filter. Preset is 0 .
TLB2ON: When 1, the low frequency is boosted for the TRK filter. Preset is 0 .
The difference between TLB1ON and TLB2ON is the position where the low frequency is boosted.
For TLB1ON, the low frequency is boosted before the TRK jump, and for TLB2ON, after the TRK jump.
The following commands set the boosters. (See §5-20. Filter Composition.)
HBST1, HBST0: TRK and FCS HighBooster setting.
HighBooster has the configuration shown in Fig. 5-22a, and can select three different combinations of coefficients BK1, BK2 and BK3. (See Table 5-23a.)
An example of characteristics is shown in Fig. 5-24a.
These characteristics are the same for both the TRK and FCS filters.
The sampling frequency is 88.2 kHz (when MCK $=128 \mathrm{Fs}$ ).
LB1S1, LB1S0: TRK and FCS LowBooster-1 setting.
LowBooster-1 has the configuration shown in Fig. 5-22b, and can select three different combinations of coefficients BK4, BK5 and BK6. (See Table 5-23b.)
An example of characteristics is shown in Fig. 5-24b.
These characteristics are the same for both the TRK and FCS filters.
The sampling frequency is 88.2 kHz (when MCK $=128 \mathrm{Fs}$ ).
LB2S1, LB2S0: TRK LowBooster-2 setting.
LowBooster-2 has the configuration shown in Fig. 5-22c, and can select three different combinations of coefficients BK7, BK8 and BK9. (See Table 5-23c.)
An example of characteristics is shown in Fig. 5-24c.
This booster is used exclusively for the TRK filter.
The sampling frequency is 88.2 kHz (when MCK $=128 \mathrm{Fs}$ ).
Note) $\mathrm{Fs}=44.1 \mathrm{kHz}$


Fig. 5-22a


Fig. 5-22b


Fig. 5-22c

| HBST1 | HBST0 | HighBooster setting |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | BK1 | BK2 | BK3 |
| 0 | - | $-120 / 128$ | $96 / 128$ | 2 |
| 1 | 0 | $-124 / 128$ | $112 / 128$ | 2 |
| 1 | 1 | $-126 / 128$ | $120 / 128$ | 2 |

Table 5-23a

| LB1S1 | LB1S0 | LowBooster-1 setting |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | BK4 | BK5 | BK6 |
| 0 | - | $-255 / 256$ | $1023 / 1024$ | $1 / 4$ |
| 1 | 0 | $-511 / 512$ | $2047 / 2048$ | $1 / 4$ |
| 1 | 1 | $-1023 / 1024$ | $4095 / 4096$ | $1 / 4$ |

Table 5-23b

| LB2S1 | LB2S0 | LowBooster-2 setting |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | BK7 | BK8 | BK9 |
| 0 | - | $-255 / 256$ | $1023 / 1024$ | $1 / 4$ |
| 1 | 0 | $-511 / 512$ | $2047 / 2048$ | $1 / 4$ |
| 1 | 1 | $-1023 / 1024$ | $4095 / 4096$ | $1 / 4$ |

Table 5-23c


Fig. 5-24a. Servo HighBooster characteristics [FCS, TRK] (MCK = 128Fs)
(1) $H B S T 1=0$
(2) $\mathrm{HBST} 1=1, \mathrm{HBSTO}=0$
(3) $\mathrm{HBST} 1=1, \mathrm{HBSTO}=1$



Fig. 5-24b. Servo LowBooster-1 characteristics [FCS, TRK] (MCK = 128Fs)
(1) $\mathrm{LB} 1 \mathrm{~S} 1=0$
(2) $\mathrm{LB} 1 \mathrm{~S} 1=1, \mathrm{LB} 1 \mathrm{~S} 0=0$
(3) $\mathrm{LB} 1 S 1=1, \mathrm{LB} 1 S 0=1$



Fig. 5-24c. Servo LowBooster-2 characteristics [TRK] (MCK = 128Fs)
(1) $\mathrm{LB} 2 \mathrm{~S} 1=0$
(2) $\mathrm{LB} 2 \mathrm{~S} 1=1, \mathrm{LB} 2 \mathrm{SO}=0$
(3) $\mathrm{LB} 2 \mathrm{~S} 1=1, \mathrm{LB} 2 \mathrm{SO}=1$

- 105 -
\$34E (preset: \$34E000)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | IDFSL3 | IDFSL2 | IDFSL1 | IDFSL0 | 0 | 0 | IDFT1 | IDFT0 | 0 | 0 | 0 | INVRFDC |

IDFSL3: New DFCT detection output setting.
When 0 , only the DFCT signal described in $\S 5-9$ is detected and output from the DFCT pin. (default)
When 1, the DFCT signal described in §5-9 and the new DFCT signal are switched and output from the DFCT pin.
The switching timing is as follows.
When the §5-9 DFCT signal is low, the new DFCT signal is output from the DFCT pin.
When the $\S 5-9$ DFCT signal is high, this DFCT signal is output from the DFCT pin.
In addition, the time at which the new DFCT signal can be output after the §5-9 DFCT signal switches to low can also be set. (See IDFT1, 0 of $\$ 34 \mathrm{E}$.)

| IDFSL3 | §5-9 DFCT | DFCT pin |
| :---: | :---: | :--- |
| 0 | L | §5-9 DFCT |
| 0 | H | §5-9 DFCT |
| 1 | L | New DFCT |
| 1 | H | §5-9 DFCT |

IDFSL2: New DFCT detection time setting.
DFCT = high is held for a certain time after new DFCT detection. This command sets that time.
When 0 , a long hold time. (default)
When 1 , a short hold time.
IDFSL1: New DFCT detection sensitivity setting.
When 0 , a high detection sensitivity. (default)
When 1 , a low detection sensitivity.
IDFSLO: New DFCT release sensitivity setting.
When 0 , a high release sensitivity. (default)
When 1 , a low release sensitivity.
IDFT1, 0: These commands set the time at which the new DFCT signal can be output (output prohibited time) after the §5-9 DFCT signal switches to low.

* | IDFT1 | IDFT0 | New DFCT signal output prohibited time |
| :---: | :---: | :---: |
| 0 | 0 | $204.08 \mu \mathrm{~s}$ |
| 0 | 1 | $294.78 \mu \mathrm{~s}$ |
| 1 | 0 | $408.16 \mu \mathrm{~s}$ |
| 1 | 1 | $612.24 \mu \mathrm{~s}$ |

*: preset

INVRFDC: RFDC signal polarity inverted input setting.
When 0 , the RFDC signal polarity is set to non-inverted. (default)
When 1 , the RFDC signal polarity is set to inverted.
\$34F

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | FBL9 | FBL8 | FBL7 | FBL6 | FBL5 | FBL4 | FBL3 | FBL2 | FBL1 | - |

When D15 = D14 = D13 = D12 = D11 = 1 (\$34F)
D10 $=0$
FBIAS LIMIT register write
FBL9 to FBL1: Data; data compared with FB9 to FB1, FBL9 = MSB.
When using the FBIAS register in counter mode, counter operation stops when the value of FB9 to FB1 matches with FBL9 to FBL1.

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | FB9 | FB8 | FB7 | FB6 | FB5 | FB4 | FB3 | FB2 | FB1 | - |

When D15 = D14 = D13 = D12 = $1(\$ 34 F)$
$D 11=0, D 10=1$
FBIAS register write
FB9 to FB1: Data; two's complement data, FB9 = MSB.
For FE input conversion, FB9 to FB1 $=011111111$ corresponds to $255 / 256 \times$ VDD/4 and FB9 to $\mathrm{FB} 1=100000000$ to $-256 / 256 \times$ VDD/4 respectively. (VDD: supply voltage)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | TV9 | TV8 | TV7 | TV6 | TV5 | TV4 | TV3 | TV2 | TV1 | TV0 |

When D15 = D14 = D13 = D12 = 1 (\$34F)
D11 $=0$, D10 $=0$
TRVSC register write
TV9 to TV0: Data; two's complement data, TV9 = MSB.
For TE input conversion, TV9 to TV0 $=0011111111$ corresponds to $255 / 256 \times$ VDD/4 and TV9 to TV0 $=1100000000$ to $-256 / 256 \times$ VDD/4 respectively. (VDD: supply voltage)

Notes) • When the TRVSC register is read out, the data length is 9 bits. At this time, data corresponding to each bit TV8 to TV0 during external write are read out.

- When reading out internally measured values and then writing these values externally, set TV9 the same as TV8.
\$35 (preset: \$35 58 2D)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FT1 | FT0 | FS5 | FS4 | FS3 | FS2 | FS1 | FS0 | FTZ | FG6 | FG5 | FG4 | FG3 | FG2 | FG1 | FG0 |

FT1, FT0, FTZ: Focus search-up speed
Default value: 010 ( $0.673 \times \mathrm{VdDV} / \mathrm{s}$ )
Focus drive output conversion

| FT1 | FT0 | FTZ | Focus search speed [V/s] |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1.35 \times \mathrm{VDD}$ |
| 0 | 1 | 0 | $0.673 \times V D D$ |
| 1 | 0 | 0 | $0.449 \times$ VDD |
| 1 | 1 | 0 | $0.336 \times V_{D D}$ |
| 0 | 0 | 1 | $1.79 \times \mathrm{VDD}$ |
| 0 | 1 | 1 | $1.08 \times \mathrm{VDD}$ |
| 1 | 0 | 1 | $0.897 \times V_{\text {DD }}$ |
| 1 | 1 | 1 | $0.769 \times$ VDD |

*: preset, VDD: PWM driver supply voltage

FS5 to FS0: Focus search limit voltage
Default value: $011000\left((1 \pm 24 / 64) \times V_{D D} / 2, V_{D D}\right.$ : PWM driver supply voltage $)$
Focus drive output conversion
FG6 to FG0: AGF convergence gain setting value
Default value: 0101101
\$36 (preset: \$36 0E 2E)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | DTZC | TJ5 | TJ4 | TJ3 | TJ2 | TJ1 | TJ0 | SFJP | TG6 | TG5 | TG4 | TG3 | TG2 | TG1 | TG0 |

DTZC: $\quad$ DTZC delay $(8.5 / 4.25 \mu \mathrm{~s}$, when $\mathrm{MCK}=128 \mathrm{Fs})$
Default value: $0(4.25 \mu \mathrm{~s})$
TJ5 to TJ0: Track jump voltage
Default value: $001110((1 \pm 14 / 64) \times$ VdD/2, VdD: PWM driver supply voltage)
Tracking drive output conversion
SFJP: Surf jump mode on/off
The tracking PWM output is generated by adding the tracking filter output and TJReg (TJ5 to TJO), by setting D7 to 1 (on)
TG6 to TG0: AGT convergence gain setting value
Default value: 0101110

## \$37 (preset: \$3750 BA)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FZSH | FZSL | SM5 | SM4 | SM3 | SM2 | SM1 | SM0 | AGS | AGJ | AGGF | AGGT | AGV1 | AGV2 | AGHS | AGHT |

FZSH, FZSL: FZC (Focus Zero Cross) slice level
Default value: 01 ( $1 / 8 \times \mathrm{VDD} / 2$, VDD: supply voltage); FE input conversion

* | FZSH | FZSL | Slice level |
| :---: | :---: | :--- |
| 0 | 0 | $1 / 4 \times \mathrm{VDD} / 2$ |
| 0 | 1 | $1 / 8 \times \mathrm{VDD} / 2$ |
| 1 | 0 | $1 / 16 \times \mathrm{VDD} / 2$ |
| 1 | 1 | $1 / 32 \times \mathrm{VDD} / 2$ |

*: preset
SM5 to SM0: Sled move voltage
Default value: $010000((1 \pm 16 / 64) \times \mathrm{VDD} / 2$, VDD: PWM driver supply voltage)
Sled drive output conversion
AGS: AGCNTL self-stop on/off
Default value: 1 (on)
AGJ: AGCNTL convergence completion judgment time during low sensitivity adjustment (31/63ms, when MCK = 128Fs)
Default value: 0 (63ms)
AGGF: Focus AGCNTL internally generated sine wave amplitude (small/large)
Default value: 1 (large)
AGGT: Tracking AGCNTL internally generated sine wave amplitude (small/large)
Default value: 1 (large)

|  |  | FE/TE input conversion |
| :---: | :---: | :---: |
| AGGF | 0 (small) | $1 / 32 \times \mathrm{Vdo} / 2$ |
|  | 1 (large)* | $1 / 16 \times \mathrm{VdD} / 2$ |
| AGGT | 0 (small) | $1 / 16 \times \mathrm{VdD} / 2$ |
|  | 1 (large)* | $1 / 8 \times \mathrm{VDD} / 2$ |

*: preset
AGV1: AGCNTL convergence sensitivity during high sensitivity adjustment; high/low Default value: 1 (high)
AGV2: AGCNTL convergence sensitivity during low sensitivity adjustment; high/low Default value: 0 (low)
AGHS: AGCNTL high sensitivity adjustment on/off
Default value: 1 (on)
AGHT: AGCNTL high sensitivity adjustment time ( $128 / 256 \mathrm{~ms}$, when MCK $=128 \mathrm{Fs}$ )
Default value: 0 ( 256 ms )
\$38 (preset: \$38 00 00)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCLM | VCLC | FLM | FLC0 | RFLM | RFLC | AGF | AGT | DFSW | LKSW | TBLM | TCLM | FLC1 | TLC2 | TLC1 | TLC0 |

DC offset cancel. See §5-3.

* VCLM: VC level measurement (on/off)

VCLC: VC level compensation for FCS In register (on/off)

* FLM: Focus zero level measurement (on/off)

FLCO: Focus zero level compensation for FZC register (on/off)

* RFLM: RF zero level measurement (on/off)

RFLC: RF zero level compensation (on/off)

Automatic gain control. See §5-6.
AGF: Focus auto gain adjustment (on/off)
AGT: Tracking auto gain adjustment (on/off)

Misoperation prevention circuit
DFSW: Defect disable switch (on/off)
Setting this switch to 1 (on) disables the defect countermeasure circuit.
LKSW: Lock switch (on/off)
Setting this switch to 1 (on) disables the sled free-running prevention circuit.
DC offset cancel. See §5-3.
TBLM: Traverse center measurement (on/off)

* TCLM: Tracking zero level measurement (on/off)

FLC1: $\quad$ Focus zero level compensation for FCS In register (on/off)
TLC2: Traverse center compensation (on/off)
TLC1: Tracking zero level compensation (on/off)
TLC0: VC level compensation for TRK/SLD In register (on/off)

Note) Commands marked with * are accepted every 2.9 ms . (when MCK $=128 \mathrm{Fs}$ ) All commands are on when 1 .
\$39 (preset: \$390000)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC | SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SD0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

When $\$ 3$ A command SVDA $=0$
DAC: $\quad$ Serial data readout DAC mode setting.
When 0 , serial data cannot be read out. (default)
When 1 , serial data can be read out.
SD6 to SD0: These bits select the serial readout data.

| D14 | D13 | D12 | D11 | D10 | D9 | D8 | Readout data |  | Readout data <br> length |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SD0 |  | 8 bits |  |
| 1 | Coefficient RAM address |  |  |  |  |  | Coefficient RAM data | 16 bits |  |
| 0 | 1 | Data RAM address |  |  |  |  | Data RAM data | 8 bits |  |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | RF AVRG register | 8 bits |  |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | RFDC input signal | 9 bits |  |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | FCS bias register | 9 bits |  |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | TRVSC register | 8 bits |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | DFCT count | 8 bits |  |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | RFDC (Bottom) | 8 bits |  |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | RFDC (Peak) | 8 bits |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | RFDC (Peak - Bottom) | 9 bits |  |
| 0 | 0 | 0 | 1 | 1 | $*$ | $*$ | VC AVRG register | 9 bits |  |
| 0 | 0 | 0 | 1 | 0 | $*$ | $*$ | FE AVRG register | 9 bits |  |
| 0 | 0 | 0 | 0 | 1 | $*$ | $*$ | TE AVRG register | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | FE input signal | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | TE input signal | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | SE input signal | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | VC input signal |  |  |

*: don't care
Note) When \$3A SVDA is changed, select the readout data again.
The DFCT count counts the number of times the DFCT signal rises while $\$ 3994$ is set. Readout outputs the DFCT count at that time.

When $\$ 3$ A command SVDA $=1$
DAC: $\quad$ This command selects whether to set readout data for the left or right channel.
When 0 , right channel readout data is selected. (default)
When 1 , left channel readout data is selected.
SD6 to SD0: These bits select the data to be output from the left or right channel.

| D14 | D13 | D12 | D11 | D10 | D9 | D8 | Readout data | Readout data <br> length |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SD0 |  | 16 bits |  |
| 0 | 1 | Data RAM address |  |  |  |  |  | Data RAM data | 8 bits |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | RF AVRG register | 8 bits |  |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | RFDC input signal | 9 bits |  |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | FCS bias register | 9 bits |  |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | TRVSC register | 9 bits |  |
| 0 | 0 | 0 | 1 | 1 | $*$ | $*$ | VC AVRG register | 9 bits |  |
| 0 | 0 | 0 | 1 | 0 | $*$ | $*$ | FE AVRG register | 9 bits |  |
| 0 | 0 | 0 | 0 | 1 | $*$ | $*$ | TE AVRG register | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | FE input signal | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | TE input signal | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | SE input signal | 8 bits |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | VC input signal |  |  |

*: don't care
*1 Right channel preset
*2 Left channel preset
Note) Coefficient RAM data cannot be output from the audio DAC side.
Do not output RFDC (peak, bottom, peak-bottom) or the DFCT count from the audio DAC side.
When \$3A SVDA is changed, select the readout data again.
\$3A (preset: \$3A0000)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | FBON | 0 | 0 | 0 | 0 | FIFZC | 0 | FPS1 | FPS0 | TPS1 | TPS0 | SVDA | 0 | 0 | 0 |

FBON: FBIAS (focus bias) register operation setting.

| FBON | Processing |
| :---: | :--- |
| 0 | FBIAS (focus bias) register addition off. |
| 1 | FBIAS (focus bias) register addition on. |

FIFZC: $\quad$ This selects the FZC slice level setting command.
When 0 , the FZC slice level is determined by the $\$ 37$ FZSH and FZSL setting values. (default)
When 1, the FZC slice level is determined by the $\$ 3$ F8 FIFZB3 to FIFZB0 and FIFZA3 to FIFZAO setting values.
This allows more detailed setting and the addition of hysteresis compared to the $\$ 37$ FZSH and FZSL setting.
FPS1, FPSO: Gain setting when transferring data from the focus filter to the PWM block.
TPS1, TPSO: Gain setting when transferring data from the tracking filter to the PWM block.
These are effective for increasing the overall gain in order to widen the servo band, etc. Operation when FPS1, FPS0 (TPS1, TPS0) $=00$ is the same as usual ( 7 -bit shift). However, $6 \mathrm{~dB}, 12 \mathrm{~dB}$ and 18 dB can be selected independently for focus and tracking by setting the relative gain to 0 dB when $\mathrm{FPS} 1, \mathrm{FPS} 0(\mathrm{TPS} 1, \mathrm{TPS} 0)=00$.

* | FPS1 | FPS0 | Relative gain |
| :---: | :---: | :---: |
| 0 | 0 | 0 dB |
| 0 | 1 | +6 dB |
| 1 | 0 | +12 dB |
| 1 | 1 | +18 dB |

| TPS1 | TPS0 | Relative gain |
| :---: | :---: | :---: |
| 0 | 0 | 0 dB |
| 0 | 1 | +6 dB |
| 1 | 0 | +12 dB |
| 1 | 1 | +18 dB |

*: preset
SVDA: This allows the data set by the $\$ 39$ command to be output through the audio DAC.
When 0 , audio is output. (default)
When 1 , the data set by the $\$ 39$ command is output.
\$3B (preset: \$3B E0 50)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFO2 | SFO1 | SDF2 | SDF1 | MAX2 | MAX1 | SFOX | BTF | D2V2 | D2V1 | D1V2 | D1V1 | 0 | 0 | 0 | 0 |

SFOX, SFO2, SFO1:
FOK slice level
Default value: 011 ( $28 / 256 \times$ VDD/2, VDD $=$ supply voltage)
RFDC input conversion

| SFOX | SFO2 | SFO1 | Slice level |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $16 / 256 \times \mathrm{VDD} / 2$ |
| 0 | 0 | 1 | $20 / 256 \times \mathrm{VDD} / 2$ |
| 0 | 1 | 0 | $24 / 256 \times \mathrm{VDD} / 2$ |
| 0 | 1 | 1 | $28 / 256 \times \mathrm{VDD} / 2$ |
| 1 | 0 | 0 | $32 / 256 \times \mathrm{VDD} / 2$ |
| 1 | 0 | 1 | $40 / 256 \times \mathrm{VDD} / 2$ |
| 1 | 1 | 0 | $48 / 256 \times \mathrm{VDD} / 2$ |
| 1 | 1 | 1 | $56 / 256 \times \mathrm{VDD} / 2$ |

*: preset
SDF2, SDF1: DFCT slice level
Default value: $10(0.0313 \times$ VDD $)$
RFDC input conversion

| SDF2 | SDF1 | Slice level |
| :---: | :---: | :---: |
| 0 | 0 | $0.0156 \times$ VDD |
| 0 | 1 | $0.0234 \times$ VDD |
| 1 | 0 | $0.0313 \times$ VDD |
| 1 | 1 | $0.0391 \times$ VDD |

*: preset, VDD: supply voltage
MAX2, MAX1: DFCT maximum time ( $\mathrm{MCK}=128 \mathrm{Fs}$ )
Default value: 00 (no timer limit)

$*$| MAX2 | MAX1 | DFCT maximum time |
| :---: | :---: | :--- |
| 0 | 0 | No timer limit |
| 0 | 1 | 2.00 ms |
| 1 | 0 | 2.36 |
| 1 | 1 | 2.72 |

*: preset

BTF: Bottom hold double-speed count-up mode for MIRR signal generation On/off (default: off)
On when 1.

D2V2, D2V1: Peak hold 2 for DFCT signal generation
Count-down speed setting
Default value: $01(0.086 \times \mathrm{VDD} / \mathrm{ms}, 44.1 \mathrm{kHz})$
[V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter.

| D2V2 | D2V1 | Count-down speed |  |
| :---: | :---: | :--- | :---: |
|  |  | $[\mathrm{V} / \mathrm{ms}]$ | $[\mathrm{kHz}]$ |
| 0 | 0 | $0.0431 \times \mathrm{VDD}$ | 22.05 |
| 0 | 1 | $0.0861 \times \mathrm{VDD}$ | 44.1 |
| 1 | 0 | $0.172 \times \mathrm{VDD}$ | 88.2 |
| 1 | 1 | $0.344 \times \mathrm{VDD}$ | 176.4 |

*: preset, VdD: supply voltage

D1V2, D1V1: Peak hold 1 for DFCT signal generation
Count-down speed setting
Default value: $01(0.688 \times \mathrm{VDD} / \mathrm{ms}, 352.8 \mathrm{kHz})$
[V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter.

| D1V2 | D1V1 | Count-down speed |  |
| :---: | :---: | :--- | ---: |
|  |  | $[\mathrm{V} / \mathrm{ms}]$ | $[\mathrm{kHz}]$ |
| 0 | 0 | $0.344 \times \mathrm{VDD}$ | 176.4 |
| 0 | 1 | $0.688 \times \mathrm{VDD}$ | 352.8 |
| 1 | 0 | $1.38 \times$ VD | 705.6 |
| 1 | 1 | $2.75 \times$ VDD | 1411.2 |

*: preset, VDD: supply voltage
\$3C (preset: \$3C 00 80)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COSS | COTS | CETZ | CETF | COT2 | COT1 | MOT2 | 0 | BTS1 | BTS0 | MRC1 | MRC0 | 0 | 0 | 0 | 0 |

COSS, COTS: These select the TZC signal used when generating the COUT signal.

$*$| COSS | COTS | TZC |
| :---: | :---: | :--- |
| 1 | - | STZC |
| 0 | 0 | HPTZC |
| 0 | 1 | DTZC |

*: preset, —: don't care
STZC is the TZC generated by sampling the TE signal at 700 kHz . (when MCK $=128 \mathrm{Fs}$ ) DTZC is the delayed phase STZC. (The delay time can be selected by D14 of \$36.) HPTZC is the fast phase TZC passed through a HPF with a cut-off frequency of 1 kHz . See §5-13.

CETZ: $\quad$ Normally, the input from the TE pin enters the TRK filter and is used to generate the TZC signal. However, the input from the CE pin can also be used. This function is for the center error servo.
When 0 , the TZC signal is generated by using the signal input to the TE pin.
When 1 , the TZC signal is generated by using the signal input to the CE pin.
CETF: When 0 , the signal input to the TE pin is input to the TRK servo filter.
When 1 , the signal input to the CE pin is input to the TRK servo filter.
These commands output the TZC signal.
COT2, COT1: The COUT signal is replaced by the TZC signal. Concretely, the TZC signal is output from the COUT pin and the TZC signal is used for auto sequence instead of the COUT signal.

| COT2 | COT1 | COUT pin output |
| :---: | :---: | :--- |
| 1 | - | STZC |
| 0 | 1 | HPTZC |
| 0 | 0 | COUT |

MOT2: $\quad$ The MIRR signal is replaced by the STZC signal. Concretely, the STZC signal is output from the MIRR pin and the STZC signal is used for generating the COUT signal instead of the MIRR signal.

These commands set the MIRR signal generation circuit.
BTS1, BTS0: These set the count-up speed for the bottom hold value of the MIRR generation circuit.
The time per step is approximately 708 ns (when MCK $=128 \mathrm{Fs}$ ). The preset value is BTS1 $=1$, BTS0 $=0$ like the CXD2586R. These bits are valid only when BTF of $\$ 3 B$ is 0.
MRC1, MRC0: These set the minimum pulse width for masking the MIRR signal of the MIRR generation circuit.
As noted in $\S 5-9$, the MIRR signal is generated by comparing the waveform obtained by subtracting the bottom hold value from the peak hold value with the MIRR comparator level. Strictly speaking, however, for MIRR to become high, these levels must be compared continuously for a certain time. These bits set that time.
The preset value is $\mathrm{MRC} 1=0, \mathrm{MRC}=0$ like the CXD 2586 R .

| BTS1 | BTS0 | Number of count-up steps per cycle |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 8 |


| MRC1 | MRC0 | Setting time $[\mu \mathrm{s}]$ |
| :---: | :---: | :--- |
| 0 | 0 | $5.669^{*}$ |
| 0 | 1 | 11.338 |
| 1 | 0 | 22.675 |
| 1 | 1 | 45.351 |

*: preset (when MCK = 128Fs)
\$3D (preset: \$3D 00 00)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFID | SFSK | THID | THSK | ABEF | TLD2 | TLD1 | TLD0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFID: $\quad$ SLED servo filter input can be obtained not from SLD in Reg, but from MOD, which is the TRK filter second-stage output.
When the low frequency component of the tracking error signal obtained from the RF amplifier is attenuated, the low frequency can be amplified and input to the SLD servo filter.
SFSK: Only during TRK servo gain up2 operation, coefficient K30 is used instead of K00. Normally, the DC gain between the TE input pin and MOD changes for TRK filter gain normal and gain up2, and error occurs in the DC level at MOD. In this case, the DC level of the signal transmitted to M00 can be kept uniform by adjusting the K30 value even during the above switching.
THID: TRK hold filter input can be obtained not from SLD in Reg, but from MOD, which is the TRK filter second-stage output.
When signals other than the tracking error signal from the RF amplifier are input to the SE input pin, the signal transmitted from the TE pin can be obtained as TRK hold filter input.
THSK: Only during TRK servo gain up2 operation, coefficient K46 is used instead of K40. Normally, the DC gain between the TE input pin and MOD changes for TRK filter gain normal and gain up2, and error occurs in the DC level at MOD. In this case, the DC level of the signal transmitted to M18 can be kept uniform by adjusting the K46 value even during the above switching.

* See "§5-20. Filter Composition" regarding the SFID, SFSK, THID and THSK commands.

ABEF: $\quad$ The focus error (FE) and tracking error (TE) can be generated internally.
When 0 , the FE and TE signal input mode results. Input each error signal through the FE and TE pins. (default)
When 1, the FE and TE signal generation mode results and the FE and TE signals are generated internally.
TLD2 to 0: These turn on and off SLD filter correction independently of the TRK filter.
See $\$ 38$ (TLC2 to TLCO) and Fig. 5-3.

$*$| TLC2 | TLD2 | Traverse center correction |  |
| :---: | :---: | :---: | :---: |
|  |  | TRK filter | SLD filter |
| 0 | - | OFF | OFF |
| 1 | 0 | ON | ON |
|  | 1 | ON | OFF |


$*$| TLC1 | TLD1 | Tracking zero level correction |  |
| :---: | :---: | :---: | :---: |
|  |  | TRK filter | SLD filter |
| 0 | - | OFF | OFF |
| 1 | 0 | ON | ON |
|  | 1 | ON | OFF |


$*$| TLC0 | TLDO | VC level correction |  |
| :---: | :---: | :---: | :---: |
|  |  | TRK filter | SLD filter |
| 0 | - | OFF | OFF |
| 1 | 0 | ON | ON |
|  | 1 | ON | OFF |
| $*$ preset - - don't care |  |  |  |

- 117 -
- Input coefficient sign inversion when SFID $=1$ and THID $=1$

The preset coefficients for the TRK filter are negative for input and positive for output. With this, the CXD3018Q/R outputs servo drives which have the reversed phase of input errors.


When SFID $=1$, the TRK filter negative input coefficient is applied to the SLD filter, so the SLD input coefficient (K00) sign must be inverted. (For example, inverting the sign for coefficient K00: EOh results in 20h.) For the same reason, when THID $=1$, the TRK hold input coefficient (K40) sign must be inverted.


[^3]\$3E (preset: \$3E 00 00)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F1NM | F1DM | F3NM | F3DM | T1NM | T1UM | T3NM | T3UM | DFIS | TLCD | 0 | LKIN | COIN | MDFI | MIRI | XT1D |

F1NM, F1DM: Quasi double accuracy setting for FCS servo filter first-stage
On when 1 ; default is 0 .
F1NM: Gain normal
F1DM: Gain down
T1NM, T1UM: Quasi double accuracy setting for TRK servo filter first-stage
On when 1 ; default is 0 .
T1NM: Gain normal
T1UM: Gain up
F3NM, F3DM: Quasi double accuracy setting for FCS servo filter third-stage
On when 1 ; default is 0 .
Generally, the advance amount of the phase increases by partially setting the FCS servo thirdstage filter which is used as the phase compensation filter to double accuracy.
F3NM: Gain normal
F3DM: Gain down
T3NM, T3UM: Quasi double accuracy setting for TRK servo filter third-stage
On when 1 ; default is 0 .
Generally, the advance amount of the phase increases by partially setting the TRK servo thirdstage filter which is used as the phase compensation filter to double accuracy.
T3NM: Gain normal
T3UM: Gain up
Note) Filter first- and third-stage quasi double accuracy settings can be set individually.
See "§5-20 Filter Composition" at the end of this specification concerning quasi double accuracy.
DFIS: $\quad$ FCS hold filter input extraction node selection
0: M05 (Data RAM address 05); default
1: M04 (Data RAM address 04)
TLCD: $\quad$ This command masks the TLC2 command set by D2 of $\$ 38$ only when FOK is low. On when 1 ; default is 0
LKIN: $\quad$ When 0 , the internally generated LOCK signal is output to the LOCK pin. (default)
When 1, the LOCK signal can be input from an external source to the LOCK pin.
COIN: When 0 , the internally generated COUT signal is output to the COUT pin. (default)
When 1, the COUT signal can be input from an external source to the COUT pin.
The MIRR, DFCT and FOK signals can also be input from an external source.
MDFI: When 0 , the MIRR, DFCT and FOK signals are generated internally. (default)
When 1, the MIRR, DFCT and FOK signals can be input from an external source through the MIRR, DFCT and FOK pins.
MIRI: When 0 , the MIRR signal is generated internally. (default)
When 1 , the MIRR signal can be input from an external source through the MIRR pin.

* | MDFI | MIRI |  |
| :---: | :---: | :--- |
| 0 | 0 | MIRR, DFCT and FOK are all generated internally. |
| 0 | 1 | MIRR only is input from an external source. |
| 1 | - | MIRR, DFCT and FOK are all input from an external source. |

*: preset, —: don't care
XT1D: The input to the servo master clock is used without being frequency-divided by setting XT1D to 1 . This command takes precedence over the XTSL pin, XT2D and XT4D. See the description of \$3F for XT2D and XT4D.
\$3F (preset: \$3F 00 10)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | AGG4 | XT4D | XT2D | AGSD | DRR2 | DRR1 | DRR0 | 0 | ASFG | FTQ | 1 | SRO1 | 0 | AGHF | ASOT |

AGG4: This varies the amplitude of the internally generated sine wave using the AGGF and AGGT commands during AGC.
When AGG4 $=0$, the default is used. When AGG4 $=1$, the setting is as shown in the table below.

| AGG4 | AGGF | AGGT | Sin wave amplitude |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | FE input conversion | TE input conversion |
| 0 | 0 | - | $1 / 32 \times \mathrm{VDD}^{2}$ | - |
|  | 1 | - | $1 / 16 \times \mathrm{VDD} / 2^{*}$ | - |
|  | - | 0 | - | $1 / 16 \times \mathrm{VDD} / 2$ |
|  | - | 1 | - | $1 / 8 \times \mathrm{VDD} / 2^{*}$ |
| 1 | 0 | 0 | $1 / 64 \times \mathrm{VDD} / 2$ |  |
|  | 0 | 1 | $1 / 32 \times \mathrm{VDD} / 2$ |  |
|  | 1 | 0 | $1 / 16 \times \mathrm{VDD} / 2$ |  |
|  | 1 | 1 | $1 / 8 \times \mathrm{VDD} / 2$ |  |

See $\$ 37$ for AGGF and AGGT. The presets are AGG4 $=0$, AGGF $=1$ and $\mathrm{AGGT}=1$.

XT4D, XT2D: MCK (digital servo master clock) frequency division ratio setting
This command forcibly sets the frequency division ratio to $1 / 4,1 / 2$ or $1 / 1$ when MCK is generated.
See the description of \$3E for XT1D. Also, see "§5-2. Digital Servo Block Master Clock (MCK)".

$* *$| XT1D | XT2D | XT4D | Frequency division ratio |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | According to XTSL |
| 1 | - | - | $1 / 1$ |
| 0 | 1 | - | $1 / 2$ |
| 0 | 0 | 1 | $1 / 4$ |

*: preset, —: don't care
AGSD: This command is used to determine whether the result of the tracking auto gain adjustment is reflected on the sled. See $\S 5-6$ for the auto gain adjustment.
When $\mathrm{AGSD}=0$, the result of the tracking auto gain adjustment is reflected on the sled.
In other words, the coefficient K07 = K23. (preset)
When AGSD $=1$, the result of the tracking auto gain adjustment is not reflected on the sled. In other words, the coefficient K07 is not affected by K23.

DRR2 to DRR0: Partially clears the Data RAM values (0 write).
The following values are cleared when 1 (on) respectively; default is 0
DRR2: M08, M09, M0A
DRR1: M00, M01, M02
DRR0: M00, M01, M02 only when LOCK = low
Note) Set DRR1 and DRR0 on for $50 \mu$ s or more.
ASFG: When vibration detection is performed during anti-shock circuit operation, the FCS servo filter is forcibly set to gain normal status.
On when 1 ; default is 0
FTQ: $\quad$ The slope of the output during focus search is $1 / 4$ the conventional output slope. On when 1 ; default is 0

SRO1: This command is used to continuously externally output various data inside the digital servo block which have been specified with the $\$ 39$ command. (However, D15 (DAC) of $\$ 39$ must be set to 1.)
Digital output (SOCK, XOLT and SOUT) can be obtained from three specified pins by setting this command to 1.

|  | SRO1 $=1$ |
| :--- | :--- |
| SOCK | Output from LMUT pin. |
| XOLT | Output from WFCK pin. |
| SOUT | Output from RMUT pin. |

AGHF: This halves the frequency of the internally generated sine wave during AGC.
ASOT: The anti-shock signal, which is internally detected, is output from the ATSK pin. Output when 1; default is 0 .
Vibration detection when a high signal is output for the anti-shock signal output.
\$3F8 (preset: \$3F8800)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | SYG3 | SYG2 | SYG1 | SYG0 | FIFZB3 | FIFZB2 | FIFZB1 | FIFZB0 | FIFZA3 | FIFZA2 | FIFZA1 | FIFZA0 |

SYG3 to SYGO: These simultaneously set the focus drive, tracking drive and sled drive output gains. See the \$CX commands for the spindle drive output gain setting.

| SYG3 | SYG2 | SYG1 | SYG0 | GAIN |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | $0(-\infty \mathrm{dB})$ |
| 0 | 0 | 0 | 1 | $0.125(-18.1 \mathrm{~dB})$ |
| 0 | 0 | 1 | 0 | $0.250(-12.0 \mathrm{~dB})$ |
| 0 | 0 | 1 | 1 | $0.375(-8.5 \mathrm{~dB})$ |
| 0 | 1 | 0 | 0 | $0.500(-6.0 \mathrm{~dB})$ |
| 0 | 1 | 0 | 1 | $0.625(-4.1 \mathrm{~dB})$ |
| 0 | 1 | 1 | 0 | $0.750(-2.5 \mathrm{~dB})$ |
| 0 | 1 | 1 | 1 | $0.875(-1.2 \mathrm{~dB})$ |
| 1 | 0 | 0 | 0 | $1.000(0.0 \mathrm{~dB})$ |
| 1 | 0 | 0 | 1 | $1.125(+1.0 \mathrm{~dB})$ |
| 1 | 0 | 1 | 0 | $1.250(+1.9 \mathrm{~dB})$ |
| 1 | 0 | 1 | 1 | $1.375(+2.8 \mathrm{~dB})$ |
| 1 | 1 | 0 | 0 | $1.500(+3.5 \mathrm{~dB})$ |
| 1 | 1 | 0 | 1 | $1.625(+4.2 \mathrm{~dB})$ |
| 1 | 1 | 1 | 0 | $1.750(+4.9 \mathrm{~dB})$ |
| 1 | 1 | 1 | 1 | $1.875(+5.5 \mathrm{~dB})$ |

*: preset

FIFZB3 to FIFZBO:
This sets the slice level at which FZC changes from high to low.
FIFZA3 to FIFZAO:
This sets the slice level at which FZC changes from low to high.
The FIFZB3 to FIFZB0 and FIFZA3 to FIFZA0 setting values are valid only when $\$ 3$ A FIFZC is 1.
Set so that the FIFZB3 to FIFZB0 $\leq$ FIFZA3 to FIFZA0.
Hysteresis can be added to the slice level by setting FIFZB3 to FIFZB0 < FIFZA3 to FIFZA0.
$F Z C$ slice level $=\frac{\text { FIFZB3 to FIFZB0 or FIFZA3 to FIFZA0 setting value }}{32} \times 0.5 \times$ VDD [V]

## Description of Data Readout



Waveforms can be monitored with an oscilloscope using a serial input-type D/A converter as shown above.
§5-19. List of Servo Filter Coefficients
<Coefficient Preset Value Table (1)>

| ADDRESS | DATA | CONTENTS |
| :---: | :---: | :---: |
| K00 | E0 | SLED INPUT GAIN |
| K01 | 81 | SLED LOW BOOST FILTER A-H |
| K02 | 23 | SLED LOW BOOST FILTER A-L |
| K03 | 7F | SLED LOW BOOST FILTER B-H |
| K04 | 6A | SLED LOW BOOST FILTER B-L |
| K05 | 10 | SLED OUTPUT GAIN |
| K06 | 14 | FOCUS INPUT GAIN |
| K07 | 30 | SLED AUTO GAIN |
| K08 | 7F | FOCUS HIGH CUT FILTER A |
| K09 | 46 | FOCUS HIGH CUT FILTER B |
| K0A | 81 | FOCUS LOW BOOST FILTER A-H |
| KOB | 1 C | FOCUS LOW BOOST FILTER A-L |
| KOC | 7F | FOCUS LOW BOOST FILTER B-H |
| K0D | 58 | FOCUS LOW BOOST FILTER B-L |
| K0E | 82 | FOCUS PHASE COMPENSATE FILTER A |
| K0F | 7F | FOCUS DEFECT HOLD GAIN |
| K10 | 4E | FOCUS PHASE COMPENSATE FILTER B |
| K11 | 32 | FOCUS OUTPUT GAIN |
| K12 | 20 | ANTI SHOCK INPUT GAIN |
| K13 | 30 | FOCUS AUTO GAIN |
| K14 | 80 | HPTZC / Auto Gain HIGH PASS FILTER A |
| K15 | 77 | HPTZC / Auto Gain HIGH PASS FILTER B |
| K16 | 80 | ANTI SHOCK HIGH PASS FILTER A |
| K17 | 77 | HPTZC / Auto Gain LOW PASS FILTER B |
| K18 | 00 | Fix* |
| K19 | F1 | TRACKING INPUT GAIN |
| K1A | 7F | TRACKING HIGH CUT FILTER A |
| K1B | 3B | TRACKING HIGH CUT FILTER B |
| K1C | 81 | TRACKING LOW BOOST FILTER A-H |
| K1D | 44 | TRACKING LOW BOOST FILTER A-L |
| K1E | 7F | TRACKING LOW BOOST FILTER B-H |
| K1F | 5E | TRACKING LOW BOOST FILTER B-L |
| K20 | 82 | TRACKING PHASE COMPENSATE FILTER A |
| K21 | 44 | TRACKING PHASE COMPENSATE FILTER B |
| K22 | 18 | TRACKING OUTPUT GAIN |
| K23 | 30 | TRACKING AUTO GAIN |
| K24 | 7F | FOCUS GAIN DOWN HIGH CUT FILTER A |
| K25 | 46 | FOCUS GAIN DOWN HIGH CUT FILTER B |
| K26 | 81 | FOCUS GAIN DOWN LOW BOOST FILTER A-H |
| K27 | 3A | FOCUS GAIN DOWN LOW BOOST FILTER A-L |
| K28 | 7F | FOCUS GAIN DOWN LOW BOOST FILTER B-H |
| K29 | 66 | FOCUS GAIN DOWN LOW BOOST FILTER B-L |
| K2A | 82 | FOCUS GAIN DOWN PHASE COMPENSATE FILTER A |
| K2B | 44 | FOCUS GAIN DOWN DEFECT HOLD GAIN |
| K2C | 4E | FOCUS GAIN DOWN PHASE COMPENSATE FILTER B |
| K2D | 1B | FOCUS GAIN DOWN OUTPUT GAIN |
| K2E | 00 | Not used |
| K2F | 00 | Not used |

[^4]<Coefficient Preset Value Table (2)>

| ADDRESS | DATA |  |
| :---: | :---: | :--- |
| K30 | 80 | SLED INPUT GAIN (Only when TRK gain up2 is accessed with SFSK = 1.) |
| K31 | 66 | ANTI SHOCK LOW PASS FILTER B |
| K32 | 00 | Not used |
| K33 | $7 F$ | ANTI SHOCK HIGH PASS FILTER B-H |
| K34 | $6 E$ | ANTI SHOCK HIGH PASS FILTER B-L |
| K35 | 20 | ANTI SHOCK FILTER COMPARATE GAIN |
| K36 | 7F | TRACKING GAIN UP2 HIGH CUT FILTER A |
| K37 | $3 B$ | TRACKING GAIN UP2 HIGH CUT FILTER B |
| K38 | 80 | TRACKING GAIN UP2 LOW BOOST FILTER A-H |
| K39 | 44 | TRACKING GAIN UP2 LOW BOOST FILTER A-L |
| K3A | $7 F$ | TRACKING GAIN UP2 LOW BOOST FITER B-H |
| K3B | 77 | TRACKING GAIN UP2 LOW BOOST FITER B-L |
| K3C | 86 | TRACKING GAIN UP PHASE COMPENSATE FILTER A |
| K3D | $0 D$ | TRACKING GAIN UP PHASE COMPENSATE FILTER B |
| K3E | 57 | TRACKING GAIN UP OUTPUT GAIN |
| K3F | 00 | Not used |
| K40 | 04 | TRACKING HOLD FILTER INPUT GAIN |
| K41 | $7 F$ | TRACKING HOLD FILTER A-H |
| K42 | $7 F$ | TRACKING HOLD FILTER A-L |
| K43 | 79 | TRACKING HOLD FILTER B-H |
| K44 | 17 | TRACKING HOLD FILTER B-L |
| K45 | $6 D$ | TRACKING HOLD FLTER OUTPUT GAIN |
| K46 | 00 | TRACKING HOLD FILTER INPUT GAIN |
|  |  | (Only when TRK gain up2 is accessed with THSK = 1.) |
| K47 | 00 | Not used |
| K48 | 02 | FOCUS HOLD FILTER INPUT GAIN |
| K49 | $7 F$ | FOCUS HOLD FITER A-H |
| K4A | $7 F$ | FOCUS HOLD FILTER A-L |
| K4B | 79 | FOCUS HOLD FILTER B-H |
| K4C | 17 | FOCUS HOLD FILTER B-L |
| K4D | 54 | FOCUS HOLD FILTER OUTPUT GAIN |
| K4E | 00 | Not used |
| K4F | 00 | Not used |

§5-20. Filter Composition
The internal filter composition is shown below.
$\mathrm{K} * *$ : Coefficient RAM address, M **: Data RAM address


TRK Servo Gain Up1 fs $=\mathbf{8 8 . 2 k H z} \quad$ Note) Set the MSB bit of the K1D and K1F coefficients to 0 .

TRK Servo Gain Up2 fs $=88.2 \mathrm{kHz}$
$\xrightarrow{\text { TRK }} \longrightarrow$ To sLD sevo, $\quad \underset{\text { TRK }}{\text { TRK }}$

FCS Servo Gain Normal; fs $=88.2 \mathrm{kHz}$, during quasi double accuracy (Ex.: \$3EAXXO)


* 81 h , 7Fh and 80h are each Hex display 8 -bit fixed values
when set to quasi double accuracy.
TRK Servo Gain Normal; fs $\mathbf{=} \mathbf{8 8 . 2 k H z}$, during quasi double accuracy (Ex.: \$3EXAXO)
 the K1D and K1F coefficients during normal operation, and of the K1A, K1B and K20 coeffic
Note) Set the MSB bit of the K1D and K1F coefficients during normal operation, and of the K1A, K1B and K20 coefficients during quasi double accuracy to 0 .

* $81 \mathrm{~h}, 7 \mathrm{Fh}$ and 80 h are each Hex display 8 -bit fixed values
when set to quasi double accuracy.


## SLD Servo fs $=\mathbf{3 4 5 H z}$

TRK SERVO FILTER


Note) Set the MSB bit of the K02 and K04 coefficients to 0 .

HPTZC/Auto Gain $\mathrm{fs}=\mathbf{8 8 . 2 k H z}$


Anti Shock $\mathrm{fs}=\mathbf{8 8 . 2 k H z}$


Note) Set the MSB bit of the K34 coefficient to 0 .
The comparator level is $1 / 16$ the maximum amplitude of the comparator input.

## AVRG $\mathrm{fs}=\mathbf{8 8} \mathbf{2 k H z}$



## TRK Hold fs $=\mathbf{3 4 5 H z}$

TRK SERVO FILTER
Second-stage output


Note) Set the MSB bit of the K42 and K44 coefficients to 0 .

FCS Hold $\mathrm{fs}=\mathbf{3 4 5 H z}$


Note) Set the MSB bit of the K4A and K4C coefficients to 0 .

## §5-21. TRACKING and FOCUS Frequency Response



When using the preset coefficients with the boost function off.


When using the preset coefficients with the boost function off.


## Package Outline

CXD3018Q

100PIN QFP (PLASTIC)


| SONY CODE | QFP-100P-L01 |
| :--- | :---: |
| EIAJ CODE | QFP100-P-1420 |
| JEDEC CODE | - |

## PACKAGE STRUCTURE

| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | $42 /$ COPPER ALLOY |
| PACKAGE MASS | 1.7 g |

CXD3018R



[^0]:    * Fix indicates that normal preset values should be used.

[^1]:    * OUTLO is the command which controls the PCMD, BCK, LRCK and EMPH external outputs.

    The IC internal PCMD, BCK, LRCK and EMPH are connected to the built-in DAC regardless of OUTLO $=1$ or 0 .

[^2]:    * BBSL can be set when OPSL2 = 1 .

[^3]:    * For TRK servo gain normal

    See §5-20. Filter Composition".

[^4]:    * Fix indicates that normal preset values should be used.

