

# Am2906

Quad Two-Input OC Bus Transceiver with Parity

## DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus transceiver.
- Open-collector bus driver output can sink 100mA at 0.8V max.
- Two-port input to D-type register on driver.
- Internal 4-bit odd parity checker/generator.
- Receiver has output latch for pipeline operation.
- Receiver outputs sink 12 mA.

## GENERAL DESCRIPTION

The Am2906 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.


The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls

the four multiplexers. When S is LOW, the  $A_i$  data is stored in the register and when S is HIGH, the  $B_i$  data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input.

The Am2906 features a built-in four-bit odd parity checker/generator. The bus enable input ( $\overline{BE}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.


## BLOCK DIAGRAM



BD001870


05398A

### CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation

### LOGIC SYMBOL




### METALLIZATION AND PAD LAYOUT



### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations	
Am2906	PC DC, DCB, DM, DMB FM, FMB XC, XM

**Valid Combinations**  
Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

**PIN DESCRIPTION**

Pin No.	Name	I/O	Description
4, 8 16, 20	A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>	I	The "A" word data input into the two input multiplexer of the driver register.
3, 9 15, 21	B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub>	I	The "B" word data input into the two input multiplexers of the driver register.
13	S	I	Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
23	DRCP		Driver Clock Pulse. Clock pulse for the driver register.
11	BE		Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
5 7 17, 19	BUS <sub>0</sub> , BUS <sub>1</sub> , BUS <sub>2</sub> , BUS <sub>3</sub>	O	The four driver outputs and receiver inputs (data is inverted).
2, 10 14, 22	R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub>	O	The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.
1	RLE	O	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
12	ODD	O	Odd parity output. Generates parity with the driver enabled, checks parity with the driver in high-impedance state.

**FUNCTION TABLE**

INPUTS						INTERNAL TO DEVICE		BUS	OUTPUTS			FUNCTION
S	A <sub>i</sub>	B <sub>i</sub>	DRCP	BE	RLE	D <sub>i</sub>	Q <sub>i</sub>	BUS <sub>i</sub>	R <sub>i</sub>	ODD		
X	X	X	X	H	X	X	X	Z	X	PQ	Driver output disable	
X	X	X	X	L	X	X	X	X	X	PD	Driver output enable	
X	X	X	X	H	L	X	L	H	H	H	Driver output disable and receive data via Bus input	
X	X	X	X	H	L	X	H	L	L	H	Driver output disable and receive data via Bus input	
X	X	X	X	X	H	X	NC	X	NC	X	Latch received data	
L	L	X	↑	X	X	L	X	X	X	X	Load driver register	
L	H	X	↑	X	X	H	X	X	X	X		
H	X	L	↑	X	X	L	X	X	X	X		
H	X	H	↑	X	X	H	X	X	X	X		
X	X	X	L	X	X	NC	X	X	X	X	No driver clock restrictions	
X	X	X	H	X	X	NC	X	X	X	X		
X	X	X	X	L	X	L	X	H	X	H	Drive Bus	
X	X	X	X	L	X	H	X	L	X	H		

H = HIGH  
L = LOW  
Z = HIGH Impedance

X = Don't care  
i = 0, 1, 2, 3  
↑ = LOW to HIGH transition


NC = No change  
PD = Parity of D flip flops  
PQ = Parity of Q latches

**PARITY OUTPUT FUNCTION TABLE**

BE	ODD PARITY OUTPUT
L	ODD = I <sub>0</sub> ⊕ I <sub>1</sub> ⊕ I <sub>2</sub> ⊕ I <sub>3</sub>
H	ODD = Q <sub>0</sub> ⊕ Q <sub>1</sub> ⊕ Q <sub>2</sub> ⊕ Q <sub>3</sub>

I<sub>i</sub> = Selected input A<sub>i</sub> or B<sub>i</sub>

### APPLICATIONS



AF001040

Generating or checking parity for 16 data bits.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature .....	-65°C to +150°C
(Ambient) Temperature Under Bias .....	-55°C to +125°C
Supply Voltage to Ground Potential	
Continuous .....	-0.5V to +7.0V
DC Voltage Applied to Outputs for	
HIGH Output State .....	-0.5V to +V <sub>CC</sub> max
DC Input Voltage .....	-0.5V to +5.5V
DC Output Current, Into Bus .....	200mA
DC Output Current, Into Outputs	
(Except Bus) .....	30mA
DC Input Current .....	-30mA to +5.0mA

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES**

Commercial (C) Devices	
Temperature .....	0°C to +70°C
Supply Voltage .....	+4.75V to +5.25V
Military (M) Devices	
Temperature .....	-55°C to +125°C
Supply Voltage .....	+4.5V to +5.5V

Operating ranges define those limits over which the functionality of the device is guaranteed.

**DC CHARACTERISTICS** over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units	
V <sub>OH</sub>	Receiver Output HIGH Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	MIL COM'L	I <sub>OH</sub> = -1.0mA I <sub>OH</sub> = -2.6mA	2.4 2.4	3.4 3.4	Volts	
	Parity Output HIGH Voltage	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	MIL COM'L	I <sub>OH</sub> = -660μA	2.5 2.7	3.4 3.4		
	V <sub>OL</sub>	Output LOW voltage (Except Bus)	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 4mA I <sub>OL</sub> = 8mA I <sub>OL</sub> = 12mA		0.27 0.32 0.37		0.4 0.45 0.5
V <sub>IH</sub>	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts	
V <sub>IL</sub>	Input LOW Level (Except Bus)	Guaranteed input logical LOW for all inputs				0.7 0.8		
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA				-1.2	Volts	
I <sub>IL</sub>	Input LOW Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V				-0.36	mA	
I <sub>IH</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V				20	μA	
I <sub>I</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5V				100	μA	
I <sub>SC</sub>	Output Short Circuit Current (Except Bus) (Note 3)	V <sub>CC</sub> = MAX		-12		-65	mA	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX, All inputs = GND			72	105	mA	


- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.  
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

**BUS INPUT/OUTPUT CHARACTERISTICS** over operating temperature range


Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
V <sub>OL</sub>	Bus Output LOW Voltage		I <sub>OL</sub> = 40mA		0.32	0.5	Volts
			I <sub>OL</sub> = 70mA		0.41	0.7	
			I <sub>OL</sub> = 100mA		0.55	0.8	
I <sub>O</sub>	Bus Leakage Current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V			-50	μA
			V <sub>O</sub> = 4.5V	MIL COM'L		200 100	
I <sub>OFF</sub>	Bus Leakage Current (Power OFF)	V <sub>O</sub> = 4.5V				100	μA
V <sub>TH</sub>	Receiver Input HIGH Threshold	Bus Enable = 2.4V	MIL	2.4	2.0		Volts
			COM'L	2.3	2.0		
V <sub>TL</sub>	Receiver Input LOW Threshold	Bus enable = 2.4V	MIL		2.0	1.5	Volts
			COM'L		2.0	1.6	

05398A

## TYPICAL PERFORMANCE CURVES


Bus Output Low Voltage  
Versus Ambient Temperature

OP001340

Receiver Threshold Variation  
Versus Ambient Temperature

OP001330

## INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




IC000340

Note: Actual current flow direction shown.


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified

Parameters	Description	Test Conditions	COMMERCIAL			MILITARY			Units	
			Am2906			Am2906				
			Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max		
$t_{PHL}$	Driver Clock (DRCP) to Bus	$C_L$ (BUS) = 50 pF $R_L$ (BUS) = 50 $\Omega$		21	36		21	40	ns	
$t_{PLH}$				21	36		21	40		
$t_{PHL}$				13	23		13	26		
$t_{PLH}$	Bus Enable ( $\overline{BE}$ ) to BUS		$C_L$ = 15 pF $R_L$ = 2.0 k $\Omega$		13	23		13	26	ns
$t_s$				Data Inputs (A or B)		23			25	
$t_h$					7.0			8.0		
$t_s$	Select Inputs (S)					30			33	
$t_h$					7.0			8.0		
$t_{PW}$	Clock Pulse Width (HIGH)							28		ns
$t_{PLH}$	Bus to Receiver Output (Latch Enabled)				18	34		18	37	ns
$t_{PHL}$				18	34		18	37		
$t_{PLH}$	Latch Enable to Receiver Output			21	34		21	37	ns	
$t_{PHL}$				21	34		21	37		
$t_s$	Bus to Latch Enable ( $\overline{RLE}$ )		18			21		ns		
$t_h$			5.0			7.0				
$t_{PLH}$	A or B Data to Odd Parity Output (Driver Enabled)		21	36		21	40	ns		
$t_{PHL}$			21	36		21	40			
$t_{PLH}$	Bus to Odd Parity Output (Driver Inhibited, Latch Enabled)		21	36		21	40	ns		
$t_{PHL}$			21	36		21	40			
$t_{PLH}$	Latch Enable ( $\overline{RLE}$ ) to Odd Parity Output		21	36		21	40	ns		
$t_{PHL}$			21	36		21	40			

- Notes:
1. Typical limits are at  $V_{CC} = 5.0$  V, 25°C ambient and maximum loading.
  2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
  3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

**SWITCHING TEST CIRCUIT**


## SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the  $\overline{\text{BUS}}$  to R combinatorial delay.