

BICMOS HIGH-SPEED STATIC RAM 72K (8K x 9-BIT) With Address Latches ADVANCE INFORMATION IDT71B569

FEATURES:

- · 8192-words x 9-bits organization
- · JEDEC standard 28-pin DIP and SOJ
- · Fast access time:
 - Commercial: 12/15/20ns
 - Military: 15/20ns
- Produced with advanced BiCEMOS™ high-performance technology
- · Single 5V power supply
- · Inputs and outputs directly TTL compatible
- · Latched address inputs
- · High-speed BiCEMOS process
- Available in 28-pin, 300 mil plastic and SOJ packages


DESCRIPTION:

The IDT71B569 is a 73,728-bit high-speed static RAM, organized as 8Kx9, with address latches. It is fabricated using IDT's high-performance, high-reliability BiCEMOS technology.

The IDT71B569 offers address access times as fast as 12ns. The ninth bit is optimal for systems using parity. This device is ideally suited for cache memory applications.

All inputs and outputs of the IDT71B569 are TTL-compatible. The IDT71B569 is packaged in an industry standard 300-mil, 28-pin DIP and SOJ.

FUNCTIONAL BLOCK DIAGRAM



BICEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGE


DECEMBER 1990

@1990 Integrated Device Technology, Inc.

6.11

DSC-1091/-

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

2972 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5V ± 10%
Commercial	0°C to +70°C	ov	5V ± 10%

2972 tbl 04

2972 tbl 05

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
CIN	Input Capacitance	VIN = OV	8	рF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

2972 tbl 03

1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

TRUTH TABLE

ALE	cs	ŌĒ	WE	I/O	Function		
Х	Н	Х	Х	Hi-Z	Deselect chip		
Н	Х	Х	X	Х	Address Latch Transparent		
L	Х	X	Х	Х	Address Latch Closed		
Н	L	Г	Н	Dout	Read From Current Address		
L	L	L	Н	Dout	Read From Latched Address		
Н	L	X	L	Din	Write To Current Adress		
L	L	Х	L	Din	Write To Latched Adress		
Х	L	Н	Н	Hi-Z	Outputs Disabled		

NOTE:

1. H = VIH, L = VIL, X = Don't Care

2972 tbl 01

^{1. 1.5}V undershoots are allowed for 10ns once per cycle.

6

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$

Ì		71B569S12		71B56	9S15	71B56	9520	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc ⁽²⁾	Dynamic Operating Current $\overline{CS} = V_{IL}$, Outputs Open, $VCC = Max$, $f = fMAX^{(2)}$	170	_	170	190	150	170	mA

NOTES:

2972 tbl 06

- 1. All values are maximum guaranteed values.
- 2. At f = fMax address and data inputs are cycling at the maximum frequency of read cycles of 1/trac, f = 0 means no input lines change.

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$


			IDT71	B569S	i
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	-	5	μА
ÎLO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = V _I H, Vout = GND to Vcc	_	5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.		0.4	
		IOL = 10mA, VCC = Min.	_	0.5	
Voн	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		V

2972 tbi 08

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1A, 1B & 1C

2972 tbl 07






Figure 1C. Lumped Capacitive Load, Typical Derating

6.11 ~ 3

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71B56	59S12 ⁽¹⁾	71B5	69S15	71B56	9520	\Box
Symbol	1	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle						·	-
tRC	Read Cycle Time	12		15	-	20	T -	ns
tAA	Address Access Time ⁽³⁾		12		15		20	ns
tacs	Chip Select Access Time		12		15	_	20	ns
tclz	Chip Select to Output in Low Z ⁽²⁾	2	-	3		3	_	ns
tOE	Output Enable to Output Valid	_	6	T -	7		7	ns
tolz	Output Enable to Output in Low Z ⁽²⁾	2		3		3		ns
tchz	Chip Deselect to Output High Z ⁽²⁾		6		7		10	ns
tonz	Output Disable to Output in High Z ⁽²⁾		5		6		7	ns
tон	Output Hold from Address Change	3		3		3		ns
tCH	ALE High Time ⁽²⁾	6	T ===	7		10		ns
tCL	ALE Low Time ⁽²⁾	6		7		10		ns
tas	Address Set-up Time to Address Latch Enable	3	T	3		5		ns
tah	Address Hold Time to Address Latch Enable	2	 	2	_	5		ns
Write C	ycle		L	I				113
twc	Write Cycle Time	12	Ι =	15		20		ns
taw	Address Valid to End of Write	10	_	12		20		ns
tcw	Chip Select to End of Write	10	_	12		15		ns
tasw	Address Set-up Time ⁽³⁾	0		0		0	_	ns
twp	Write Pulse Width	9		11	_	15		ns
twa	Write Recovery Time ⁽³⁾	0	_	0	_	0		ns
twnz	Write Enable to Output in High Z ⁽²⁾		6		7		10	ns
tDW	Data to Write Time Overlap	6		8		11		
tDH	Data Hold Time from Write Time	0		0		0		ns
tow	Output Active from End of Write ⁽²⁾	2		3		5		ns
tch	ALE High Time	6		7		10		ns
tCL	ALE Low Time	6		7		10		ns
tas	Address Set-up Time to Address Latch Enable	3	_	3		5		ns
tah	Address Hold Time to Address Latch Enable	2		2		5		ns ns

NOTES:


2. This parameter is guaranteed with the AC Load, Figure 1B, and is not tested.

2972 tbl 09

^{1. 0°} to +70°C temperature range only.

This measurement depends on the combination of ALE high plus an address change. This combination may either happen at the rising edge of ALE, or during an address change after ALE has become high.

TIMING WAVEFORM OF READ CYCLE (1)




NOTES:


- 1. WE is high throughout a read cycle.
- The parameter tax is measured either from the first low to high transition of ALE after the read address has become valid, or from the stabilization of the read address during the period when ALE is high, which ever occurs last.
- 3. The parameter ton is measured either from the first low to high transition of ALE after an address change, or from an address change during the period when ALE is high, whichever occurs first.
- 4. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

6

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1,2)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1,2)



NOTES:

- 1. WE or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tsw, tcw or twp) of a low CE and a low WE.
- 3. The parameter twn is measured from the earlier of CE or WE going high either to the first low to high transition of ALE after an address change, or to an address change during the period when ALE is high, whichever occurs last.
- 4. The parameters tasw and taw are measured either from the first low to high transition of ALE after an address change has become valid, or from the stabilization of the valid write address during the period when ALE is high, whichever occurs first.
- 5. During this period, the I/O pins are in the output state so that the input signals must not be applied.
- 6. This transition is measured ±200mV from steady state with a 5pF load (including scope and jig).
- 7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (tw+z + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

6

ORDERING INFORMATION

