

# SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

## LV5858M

## **Bi-CMOS IC**

## **Step-down Switching Regulator**

#### Overview

LV5858M is a 3A and 1ch step-down switching regulator.  $0.1\Omega$  FET is incorporated on the upper side to achieve high-efficiency operation for large output current. Current mode control type, with superior load current response and easy phase compensation ON/OFF pin, allowing the standby mode with the current drain of  $60\mu$ A or less Pulse-by-pulse over-current protection and overheat protection available for protection of load devices Soft start pin to be provided with a capacitance for soft start.

#### **Functions**

• Wide input dynamic range (8 to 42V)

• High efficiency ( $V_{IN} = 24V$ ,  $V_O = 5V$ ,  $I_{OUT} = 3A$ , 88%)

• Current mode control type

• Standby mode: 60μA

Thermal shutdown

• Reference voltage: 0.708V

Fixed frequency: 385kHzLoad-independent soft start circuit

• Built-in pulse-by-pulse OCP circuit. It is detected by using ON resistance of an external MOS.

## **Specifications**

Absolute Maximum Ratings at Ta = 25°C

| Parameter                   |                      | Symbol              | Conditions                             | Ratings             | Unit |
|-----------------------------|----------------------|---------------------|--|---------------------|------|
| Supply voltage              |                      | V <sub>IN</sub> max |  | 45                  | V    |
| Allowable pin               | V <sub>IN</sub> , SW |                     |  | 45                  | ٧    |
| voltage                     | CBOOT                |                     |  | 52                  | V    |
|                             | Between CBOOT and SW |                     |  | 6.0                 | V    |
|                             | EN                   |                     |  | V <sub>IN</sub> max | V    |
|                             | $V_{DD}$             |                     |  | 6.0                 | V    |
|                             | SS, FB, COMP, RT     |                     |  | $V_{DD}$            | V    |
| Allowable power dissipation |                      | Pd max              | Ta≤85°C Mounted on a specified board * | 0.95                | W    |
| Operating temperature       |                      | Topr                |  | -40 to 85           | °C   |
| Storage temperature         |                      | Tstg                |  | -55 to 150          | °C   |
| Junction temperature        |                      | Tj max              |  | 150                 | °C   |

Continued on next page.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc., please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Continued from preceding page.

## **Recommended Operating Conditions** at Ta = 25°C

| Parameter                     | Symbol          | Conditions | Ratings  | Unit |
|-------------------------------|-----------------|------------|----------|------|
| Supply voltage range          | V <sub>IN</sub> |            | 8 to 42  | V    |
| Error amplifier input voltage | $V_{FB}$        |            | 0 to 1.6 | V    |

## **Electrical Characteristics** at Ta = 25°C, $V_{IN} = 24$ V

| Parameter  | Symbol                | Conditions                         | Ratings |       | Unit  |            |
|--|-----------------------|------------------------------------|---------|-------|-------|------------|
| rагаттетег<br>   | Symbol                | Conditions                         | min     | typ   | max   | Uni        |
| Reference voltage block  |                       |                                    |         |       |       |            |
| Internal reference voltage   | VREF                  | Including offset of E/A            | 0.698   | 0.708 | 0.718 | V          |
| 5V power supply  | V <sub>DD</sub>       | I <sub>OUT</sub> =0 to 5mA         | 4.7     | 5.2   | 5.7   | V          |
| Triangular waveform oscillator block                                   |                       | •                                  |         | •     |       |            |
| Oscillation frequency  | fosc                  |                                    | 335     | 385   | 435   | kHz        |
| Frequency variation  | f <sub>OSC</sub> DV   | V <sub>IN</sub> =8.0 to 42V        |         | 1     |       | %          |
| Oscillation frequency fold back detection voltage                      | V <sub>OSC</sub> FB   | FB voltage detection after SS ends |         | 0.5   |       | ٧          |
| Oscillatory frequency after fold back                                  | f <sub>OSC</sub> FB   |                                    | 25      | 45    | 60    | kHz        |
| ON/OFF circuit block   |                       | •                                  |         | •     |       |            |
| IC start-up voltage  | V <sub>EN</sub> _on   | V <sub>IN</sub> =8.0 to 42V        |         | 3.4   | 4.3   | V          |
| IC off voltage   | V <sub>EN</sub> _off  |                                    | 1.1     | 1.3   |       | V          |
| Soft start circuit block   | •                     | •                                  |         |       |       |            |
| Soft start source current  | I <sub>SS</sub> _SC   | EN > 3.5V                          | 4       | 5     | 6     | μА         |
| Soft start sink current  | I <sub>SS</sub> _SK   | EN < 1V, V <sub>DD</sub> =5V       |         | 2     |       | mA         |
| Voltage to end the soft start function                                 | V <sub>SS</sub> _END  |                                    | 0.9     | 1.1   | 1.3   | V          |
| UVLO circuit block   |                       | ·                                  | 1       | Į.    |       |            |
| UVLO lock release voltage  | V <sub>UVLO</sub>     |                                    | 7.0     | 7.4   | 7.8   | V          |
| UVLO hysteresis  | V <sub>UVLO</sub> H   |                                    |         | 0.6   |       | V          |
| Error amplifier  | 01202                 |                                    |         |       |       |            |
| Input bias current   | I <sub>EA</sub> _IN   |                                    |         |       | 100   | nA         |
| Error amplifier transconductance                                       | GEA                   |                                    | 1000    | 1400  | 1800  | μΑ/        |
| Common mode input voltage range  | V <sub>EA</sub> _R    |                                    | 0.0     |       | 1.6   | V          |
| Sink output current  | I <sub>EA_</sub> OSK  | FB=1.0V                            |         | -100  |       | μА         |
| Source output current  | I <sub>EA_</sub> OSC  | FB=0V                              |         | 100   |       | μ <b>A</b> |
| Current detection amplifier gain                                       | GISNS                 |                                    |         | 1.3   |       | •          |
| Over current limiter circuit block                                     |                       |                                    |         |       |       |            |
| Current limit pead value   | I <sub>LIM</sub> _OFS | VOUT=5V, L=-10μH                   | 4.0     | 4.5   |       | Α          |
| PWM comparator   | LIIVI—                | 22 27 28                           |         |       |       |            |
| Input threshold voltage f <sub>OSC</sub> =125kHz)                      | Vt max                | Duty cycle=D max                   | 1.0     | 1.1   | 1.2   | V          |
| parametrial reinige (OGC 120112)                                       | Vt0                   | Duty cycle=0%                      | 0.4     | 0.5   | 0.6   | V          |
| Maximum ON duty  | D max                 |                                    | 85      | 90    | 95    | %          |
| Output block   | 1                     |                                    | 1       |       |       |            |
| Output stage ON resistance   | R <sub>ON</sub>       |                                    |         | 0.1   |       | Ω          |
| (the upper side)   | 1                     |                                    |         |       |       |            |
| The whole device   | 1                     |                                    | Г       | 1     |       | _          |
| Standby current  | I <sub>CC</sub> S     | EN < 1V                            |         |       | 60    | μΑ         |
| Mean consumption current   | ICCA                  | EN < 4.3V                          |         | 3.3   |       | m/         |
| Protection function  | T                     |                                    | 1       | 1     | 1     |            |
| Temperature at which the high-temperature protection function operates | TSD_on                | *Design guarantee                  |         | 170   |       | °C         |
| High-temperature protection function                                   | TSD_hys               | *Design guarantee                  | j l     | 30    |       | °C         |

<sup>\*</sup> Specified board:  $36.0 \text{mm} \times 44.0 \text{mm} \times 1.6 \text{mm}$ , glass epoxy, 2 layer substrate.


Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.


Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

## **Package Dimensions**


unit: mm (typ)

3403






## **Block Diagram**



## **Pin Assignment**



## **Pin Function**


| Pin<br>No. | Pin name           | Function  | Equivalent circuit   |
|------------|--------------------|---|--|
| 1          | V <sub>IN</sub> _P | Power supply pin.   |  |
| 2          | СВООТ              | Bootstrap capacity connection pin. This pin becomes a GATE drive power supply of an external Nch MOSFET. Connect a bypath capacitor CBOOT and SW.                                       | VIN_P VIN_S CBOOT  |
| 12         | sw                 | Pin to connect with switching node. Connect the source of external upper Nch MOSFET and the drain of external lower Nch MOSFET.   | SW   |
| 3, 6       | GND                | Ground pin. Each reference voltage is based on the voltage of the ground pin.   |  |
| 4          | LDRV               | An external the lower MOSFET gate drive pin.  | LDRV   |
| 5          | VDD                | Power supply pin for an external the lower MOS-FET gate drive.  | VIN_S VID WARREN OF THE PROPERTY OF THE PROPER |
| 7          | V <sub>IN</sub> _S | Control circuit supply pin. This pin is monitored by UVLO function. When the voltage of this pin become 8V or more by UVLO function. The IC state and the soft start function operates. |  |

Continued on next page.


Continued from preceding page.

| Pin<br>No. | Pin name | Function   | Equivalent circuit |
|------------|----------|--|--------------------|
| 8          | SS       | Pin to connect a capacitor for soft start. A capacitor for soft start is charged by using the voltage of about $5\mu A$ . This pin ends the soft start period by using the voltage of about 1.1V and the frequency fold back function becomes active.  | VDD FB SS A A W    |
| 9          | FB       | Error amplifier reverse input pin. By operating the converter, the voltage of this pin becomes 0.7V. The voltage in which the output voltage is divided by an external resistance is applied to this pin. Moreover, when this pin voltage becomes 0.1V or less after a soft start ends, the oscillatory frequency becomes 1/3. | GND VREF<br>0.708V |
| 10         | COMP     | Error amplifier output pin. Connect a phase compensation circuit between this pin and GND.   | VDD W 1.6V GND     |
| 11         | EN       | ON/OFF pin.  | VIN_S EN  GND      |


## **Sample Application Circuit**



## Boot sequence, UVLO, and TSD operation



## Sequence of overcurrent protection



## Various settings

#### **Output voltage setting**

The setting of output voltage  $(V_{OUT})$  follows the following expressions (1).

$$V_{OUT} = (1 + \frac{R3}{R2}) \times Vref = (1 + \frac{9.1k}{1.5k}) \times 0.708 \text{ (typ) [V]}$$
 (1)

EX) To adjust the output voltage to 5V, it becomes R2=1.5k $\Omega$ and R3=9.1k $\Omega$ .

#### Soft start setting

The setting of soft start capacitor (C7) follows the following expressions (2).

$$C7 = \frac{I_{SS} \times T_{SS}}{VREF} = \frac{5\mu \times T_{SS}}{0.708V} \quad [\mu F]$$
 (2)

ISS: Charge current value, TSS: Soft start time

EX) To adjust the soft start time to about 1.5ms, it becomes C5= $0.1\mu$ F.

## **Boot strap capacitor**

Boot strap capacitor (C8) is with a capacitor about 1000 times Ciss of power MOSFET of building into. Ciss of built-in power MOSFET is 505pF.

Ex)  $C8=505pF\times1000=0.505\mu F$ . C8 recommends 0.1 to  $1\mu F$ .

### Selection of input smoothness capacitor

The ripple current flows to the input side capacitor of the DC-DC converter by the thing that IC does the switching. Duty extends by the flow by there are a lot of output currents of the ripple current that flows to the input side capacitor just like the input current, and the input voltage low and a lot of ripple currents flow, too. Please select the big one of a permissible ripple current from the value requested from the calculating formula. It must arrange near Power IC, and inductance by the pattern must become small when you mount the input side capacitor. Calculating formula (3) from which the execution value is requested becomes the following.

$$I_{RIP}_{in} = \sqrt{D(1-D)} \times I_{OUT} \quad [Arms]$$
 (3)

D is Duty Cycle defined by VOUT/VIN.

### Selection of output smoothness capacitor

Please select the one with small impedance by the high frequency when the ripple voltage of the output is decided by the impedance of the output smoothness capacitor, and you want to suppress the voltage of the output ripple small. Moreover, please select it so as not to exceed the permissible ripple current value. Moreover, because the high frequency noise is removed, using the ceramic capacitor together is effective. Using of the aluminum electrolytic capacitor or the polymer aluminum electrolytic capacitor and the ceramic capacitor together is recommended. Calculating formula (4) from which the execution value is requested becomes it as follows.

$$I_{RIP\_out} = \frac{1}{2\sqrt{3}} \times \frac{V_{OUT}(V_{IN} - V_{OUT})}{L \times f_{OSC} \times V_{IN}} = [Arms]$$
 (4)

#### How to request smooth chalk coil

L1: Please note generation of heat of the choke coil because of the overload and DC magnetic saturation when the load is short-circuited.

The inductance value is decided because of voltage (V<sub>RIP</sub>) of the output ripple and the impedance of the output capacitor of the switching frequency. Calculating formula (5) from which the most small inductance is requested becomes it as follows.

$$L \min = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times V_{IN}} \times \frac{V_{OUT} \times R_{C}}{V_{RIP}} \quad [\mu H]$$
 (5)

ESR is used by the above expression instead of the impedance of the output capacitor. In many cases, the impedance of the output capacitor of the switching frequency depends on a reason extremely near R<sub>C</sub> as for this. However, the actual impedance is used in the ceramic capacitor instead of R<sub>C</sub>.

Ex) 
$$V_{IN}$$
 (max)=40V,  $V_{OUT}$ =12V,  $V_{RIP}$ =100mV,  $R_{C}$ =10m $\Omega$ ,  $f_{OSC}$ =385kHz

L min = 
$$\frac{40V - 12V}{385k \times 40V} \times \frac{12V \times 10m}{100mV} \approx 2.2$$
 [µH] (6)

In actual part selection, inductance is selected from the decision of the ripple voltage with the selection of the start capacitor. Please consider the maximum value, minimum value, the output voltage, and the load change of the input voltage. The ripple current of inductance is recommended to be confirmed because it often becomes the selection criterion of the output inductance. Calculating formula (7) from which the ripple current value is requested becomes it as follows.

$$I_{RIP} = \frac{V_{IN} - V_{OUT}}{f_{OSC} \times L} \times D \qquad [A]$$
 (7)

D is Duty Cycle defined by VOUT/VIN.

Moreover, an important item is a ripple current shown with IRIP/IOUT. In general, there is no problem if the ripple element is less than 50%. The inductance loss greatness and minute increases when there are a lot of ripple elements.

Ex) 
$$V_{IN}$$
=24V,  $V_{OUT}$ =5V,  $f_{OSC}$ =385kHz, L=10 $\mu$ H

$$I_{RIP} = \frac{24V - 5V}{385k \times 10\mu} \times 0.2 = 0.99$$
 [A] (8)

## Pattern layout note

#### Input capacitor

The ripple current flows to the input capacitor of the DC-DC converter by the thing that IC does the switching. Mounting and the pattern must be arranged in the input capacitor near the  $V_{IN}_P$  pin, and inductance by the pattern must become small.

C2: Please connect it near between the V<sub>IN</sub> P pin and the GND pin of IC.

C1: Please connect the bypass capacitor connected with the V<sub>IN</sub>\_S pin of IC near between the V<sub>IN</sub>\_S pin and the GND pin.

(Unusually, please note that intense ringing might be caused in the  $V_{IN}$  pin if the bypass capacitor is connected. The recommendation becomes 1000pF.)

#### **MOSFET**

Q (external FET) drives by using Nch-MOSFET. The SW node generates Q along with ON/OFF, and it changes, and the high frequency noise is generated between  $V_{IN}$  + and GND. It influences a peripheral pattern and the element at this time. Please the pattern of the gate and the SW node on a low side must draw around neither LDRV nor the SW pin of IC, and wire for the pattern fat as much as possible. The wiring for LDRV and the SW pin is recommended to wire for the pattern between GND patterns to prevent the noise from influencing it.

When low side FET is turned on, it becomes the current pathway of inductor (L)  $\rightarrow$ VOUT (load)  $\rightarrow$ PGND $\rightarrow$ . It becomes possible to suppress the generation of the noise by doing the thing and the pattern wiring that reduces the area of this current pathway fat, and it becomes malfunction prevention. Therefore, please arrange Q, C2, and C3 in neighborhood.

### Small signal system: FB, COMP, EN, CBOOT, VDD, SS

Please connect parts connected with the small signal system with short wiring as much as possible in IC neighborhood, and make GND of parts common with the GND pattern of IC. Please do not wire the under of the wiring for the inductor and the SW node and neighborhood for the FB pattern. Please there must be a possibility of causing the malfunction, and avoid and wire for the pattern.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2011. Specifications and information herein are subject to change without notice.