

General Description

The AOT430 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications. *Standard*


Product AOT430 is Pb-free (meets ROHS & Sony 259 specifications).

Features


$$V_{DS} (V) = 75V$$

$$I_D = 80 A \quad (V_{GS} = 10V)$$

$$R_{DS(ON)} < 11.5m\Omega \quad (V_{GS} = 10V)$$



Top View
Drain Connected
to Tab



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	75	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current	I_D	$T_C=25^\circ C^G$	80
		$T_C=100^\circ C$	78
Pulsed Drain Current ^C	I_{DM}	200	A
Avalanche Current ^C	I_{AR}	45	A
Repetitive avalanche energy $L=0.3mH^C$	E_{AR}	300	mJ
Power Dissipation ^B	P_D	$T_C=25^\circ C$	268
		$T_C=100^\circ C$	134
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	45	60	$^\circ C/W$
Steady-State				
Maximum Junction-to-Case ^B	$R_{\theta JC}$	0.45	0.56	$^\circ C/W$
Steady-State				

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	75			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V T _J =55°C			1 5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±25V			1	μA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2	2.7	4	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	200			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =30A T _J =125°C		9.8 16.0	11.5 19.0	mΩ
g _{FS}	Transconductance	V _{DS} =5V, I _D =80A		90		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
I _S	Maximum Body-Diode Continuous Current ^G				80	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz		4700		pF
C _{oss}	Output Capacitance			400		pF
C _{riss}	Reverse Transfer Capacitance			180		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		3		Ω
SWITCHING PARAMETERS						
Q _{g(10V)}	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =30A		114		nC
Q _{gs}	Gate Source Charge			33		nC
Q _{gd}	Gate Drain Charge			18		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =30V, R _L =1Ω, R _{GEN} =3Ω		21		ns
t _r	Turn-On Rise Time			39		ns
t _{D(off)}	Turn-Off DelayTime			70		ns
t _f	Turn-Off Fall Time			24		ns
t _{rr}	Body Diode Reverse Recovery Time		I _F =30A, dI/dt=100A/μs		53	
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =30A, dI/dt=100A/μs		143		nC

A: The value of R_{θJA} is measured with the device in a still air environment with T_A=25°C.

B: The power dissipation P_D is based on T_{J(MAX)}=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=175°C.

D: The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C.

G: The maximum current rating is limited by bond-wires.

Rev2: Feb 2007

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Avalanche capability




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Current De-rating (Note B)




Figure 13: Power De-rating (Note B)