

SECTION 6 SYSTEM COMPONENT PRODUCTS

		Page
HI-8105 / HI-8106	Programmable Divider with Oscillator or Clock	6-3

c	٠,	10	•			,	\sim		N.				١.	١.	ΙE	•	17	- 1		0	^		ı	ı	^	T	·c
		•	э,	_	17			u	11	и	_	Ί.	,			w			_	$\boldsymbol{\pi}$	u	-	Æ				-



HI-8105 & HI-8106

January 2001

PROGRAMMABLE DIVIDER WITH OSC OR CLK

DESCRIPTION

The HI-8105 & HI-8106 are silicon gate CMOS devices designed for 'glue' logic applications. They are simple 16 stage dividers with programmable division. The HI-8105 has a one pin oscillator while the HI-8106 receives a clock input. The one pin oscillator frequency is set by a resistor to VDD and the capacitance to AC ground at the pin.


The wafer processing enables operation to 1 volt guaranteed. The chip is designed for low power performance. As a result the maximum output frequency is 5 MHz while the internal logic will run considerably higher.

A companion version, HI-8107, features a crystal oscillator circuit and a 8 stage programmable divider.

FEATURES

- 1V TO 5V Low Power Operation
- 5MHz Operation
- 30MHz division at 5V
- 5MHz division at 1V
- 8 Pin SOIC package

PIN CONFIGURATION



SUPPLY VOLTAGES

VDD = 1V to 5V

FUNCTION TABLE

A3	A2	A1	A0	OUT
0	0	0	0	DIV by 2
0	0	0	1	4
0	0	1	0	8
0	0	1	1	16
0	1	٥	0	32
0	1	0	1	64
0	1	1	٥	128
0	1	1	1	256
1	0	0	0	512
1	0	0	1	1024
1	٥	1	0	2048
1	0	1	-	4096
1	1	0	0	8192
1	1	0	1	16384
1	1	1.	0	32768
1	1	1	1	65536

PIN DESCRIPTION TABLE

PIN	SYMBOL	FUNCTION	DESCRIPTION
.1	VDD	SUPPLY	POSITIVE SUPPLY, 1V TO 5V
2	vss	SUPPLY	GROUND
3	OUT	LOGIC OUTPUT	CMQS
4	AO	LOGIC INPUT	CMOS
5	A1	LOGIC INPUT	CMOS
6	A2	LOGIC INPUT	CMOS
7	A3	LOGIC INPUT	CMOS
8	OSC (8105)	INPUT/OUTPUT	RC - CONNECT TO VDD
8	CLK (8106)	LOGIC INPUT	CMOS

6

FUNCTIONAL DESCRIPTION

The Hi8105 and Hi-8106 are 16 stage serial counters. Each stage's Q is input to a 1 of 16 decoder. A 4 bit code at pins 4 through 7 selects which stage is routed to the output at pin 3. The counter clocks on the negative transition of pin 8.

Figure 1 shows the oscillator circuit of the HI-8105. The charging time is controlled by a delay circuit and the hystersis window. The window is typically 0.6V wide at VDD=5.0V.

Figure 2 shows the bonding option which omits the N device pulldown and thereby allows the simple clock input of the HI-8106.




FIGURE 1 - HI-8105 Oscillator

APPLICATION INFORMATION

The Hi-8105 oscillator frequency is set by selecting a resistor and capacitor to apply at pin 8. Typical parameters at room temperature are:

OSCILLATOR FREQUENCY DATA

	Co	= 100pF	Co	Co = 1nF			
Ro	VDD=5V	VDD=1V	VDD=5V	VDD=1V			
1ΚΩ	7.80MHz	-	2.12MHz	T -			
зкΩ	4.22MHz	914KHz	1.10MHz	231KHz			
10ΚΩ	1.46MHz	464KHz	359KHz	100KHz			
100ΚΩ	165KHz	64KHz	39.6KHz	12KHz			




FIGURE 2 - HI-8106 Clock Input

ORDERING INFORMATION

PART NUMBER	PACKAGE DESCRIPTION	TEMPERATURE RANGE	FLOW	BURN IN	LEAD FINISH
H-8105PDI	8 PIN PLASTIC DIP	-40°C TO +85°C	I	NO	SOLDER
H⊦8105PDT	8 PIN PLASTIC DIP	-55°C TO +125°C	T	NO	SOLDER
H-8105PSI	8 PIN PLASTIC NARROW BODY SOIC	-40°C TO +85°C	- 1	NO	SOLDER
HI-8105PST	8 PIN PLASTIC NARROW BODY SOIC	-55°C TO +125°C	T	NO	SOLDER
HF8105CDI	8 PIN CERAMIC SIDE BRAZED DIP	-40°C TO +85°C	_	NO	GOLD
HI-8105CDT	8 PIN CERAMIC SIDE BRAZED DIP	-55°C TO +125°C	T	NO	GOLD
H-8105CDM	8 PIN CERAMIC SIDE BRAZED DIP	-55°C TO +125°C	М	YES	SOLDER
HI-8105CRI	8 PIN CERDIP	-40°C TO +85°C	I	NO	SOLDER
HF8105CRT	8 PIN CERDIP	-55°C TO +125°C	Т	NO	SOLDER
H-8105CRM	8 PIN CERDIP	-55°C TO +125°C	М	YES	SOLDER

Note: The HI-8106 is available in the same options

6

ABSOLUTE MAXIMUM RATINGS

Voltages referenced to Ground

Supply voltages VCC7V
DC current per input pin ±10mA
Power dissipation at 25°C500mW
Solder Temperature275°C for 10 sec
Storage Temperature65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

Supply Voltages VCC	1V to 5.25V
Temperature Range Industrial Screening55 Hi-Temp Screening55 Military Screening55	5°C to +125°C

NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

DC ELECTRICAL CHARACTERISTICS

VDD-VSS=5V and T_△=25°C unless otherwise noted

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
operating voltage	VDD-VSS		1.0		5.0	volts
logic input voltage		pins 4,5,6,7				
high	V _{IH}		3.5	2.5		volts
low	V _{IL}			2.5	1.5	volts
logic input current		pins 4,5,6,7				
high	Тін		-1.0			μА
low	I IL				1.0	μA
logic output drive current		pins 3				
one	I OH	Vout=3.5V		-2.4	-1.6	mA
zero	l OL	Vout=0.8V	1.7	2.8		mA
Current drain no load		pins 4,5,6,7 all at VSS and				
not clocking	IDD ₁	pin 8 = VSS			1.0	μA
HI-8105 operating	IDD ₂	Ro=1K Ω and Co=100pF	1	0.5	0.8	mA
HI-8106 operating	IDD ₃	clocking pin 8 at 10MHz		0.6	1.0	mA
Current drain no load at 1.0 V		pins 4,5,6,7 all at VSS and				
HI-8105	IDD ₄	Ro=10KΩ and Co=100pF		38	70	μ Α