


HY[B/I]18T256400A[C/F](L)
HY[B/I]18T256800A[C/F](L)
HY[B/I]18T256160A[C/F](L)

*256-Mbit Double-Data-Rate-Two SDRAM
DDR2 SDRAM
RoHS Compliant Products*



Internet Data Sheet

Rev. 1.50

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

HY[B/I]18T256400A[C/F](L), HY[B/I]18T256800A[C/F](L), HY[B/I]18T256160A[C/F](L)

Revision History: 2007-12, Rev. 1.50

Page	Subjects (major changes since last revision)
All	Adapted Internet Version
All	25 New Products added
All	Editorial Changes
Previous Revision: 2007-01 Rev. 1.41	
All	Qimonda update
Previous Revision: 2005-07 Rev. 1.4	
	Added low-power components HYB18T256[40/80/16]0AFL-3.7
	Added DDR2-800 5-5-5 components
92	Updated I_{DD} Currents (I_{DD2P} , I_{DD3P1} , I_{DD6})
Chapter 2	Updated Pin Configuration - various editorial changes on notes
Previous Revision: 2005-07 Rev. 1.3	

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter gives an overview of the 256-Mbit Double-Data-Rate-Two SDRAM product family and describes its main characteristics.

1.1 Features

The 256-Mbit Double-Data-Rate-Two SDRAM offers the following key features:

- 1.8 V $\pm$ 0.1 V Power Supply
1.8 V $\pm$ 0.1 V (SSTL_18) compatible I/O
- DRAM organizations with 4, 8, 16 data in/outputs
- Double Data Rate architecture:
 - two data transfers per clock cycle
 - four internal banks for concurrent operation
- Programmable CAS Latency: 3, 4, 5 and 6
- Programmable Burst Length: 4 and 8
- Differential clock inputs (CK and $\overline{\text{CK}}$)
- Bi-directional, differential data strobes (DQS and $\overline{\text{DQS}}$) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- DLL aligns DQ and DQS transitions with clock
- $\overline{\text{DQS}}$ can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality
- Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8 μs at a T_{CASE} lower than 85 °C, 3.9 μs between 85 °C and 95 °C
- Programmable self refresh rate via EMRS2 setting
- Programmable partial array refresh via EMRS2 settings
- DCC enabling via EMRS2 setting
- Full and reduced Strength Data-Output Drivers
- 1KB page size
- Packages: PG-TFBGA-84, PG-TFBGA-60, P-TFBGA-84, P-TFBGA-60
- RoHS Compliant Products¹⁾
- All Speed grades faster than DDR2-400 comply with DDR2-400 timing specifications when run at a clock rate of 200 MHz.

1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 1
Performance Table

QAG Speed Code			-25F	-2.5	-3	-3S	-3.7	-5	Unit	Note
DRAM Speed Grade	DDR2		-800D	-800E	-667C	-667D	-533C	-400B		
CAS-RCD-RP latencies			5-5-5	6-6-6	4-4-4	5-5-5	4-4-4	3-3-3	t_{CK}	
Max. Clock Frequency	CL3	f_{CK3}	200	200	200	200	200	200	MHz	
	CL4	f_{CK4}	266	266	333	266	266	200	MHz	
	CL5	f_{CK5}	400	333	333	333	266	—	MHz	
	CL6	f_{CK6}	—	400	—	—	—	—	MHz	
Min. RAS-CAS-Delay		t_{RCD}	12.5	15	12	15	15	15	ns	
Min. Row Precharge Time		t_{RP}	12.5	15	12	15	15	15	ns	
Min. Row Active Time		t_{RAS}	45	45	45	45	45	40	ns	
Min. Row Cycle Time		t_{RC}	57.5	60	57	60	60	55	ns	
Precharge-All (4 banks) command period		t_{PREA}	12.5	15	12	15	15	15	ns	

1.2 Description

The 256-Mbit DDR2 DRAM is a high-speed Double-Data-Rate-Two CMOS Synchronous DRAM device containing 268,435,456 bits and internally configured as a quad-bank DRAM. The 256-Mbit device is organized as 16 Mbit $\times$ 4 I/O $\times$ 4 banks or 8 Mbit $\times$ 8 I/O $\times$ 4 banks or 4 Mbit $\times$ 16 I/O $\times$ 4 banks chip.

These synchronous devices achieve high speed transfer rates starting at 400 Mb/sec/pin for general applications. See **Table 1** for performance figures.

The device is designed to comply with all DDR2 DRAM key features:

1. Posted $\overline{CAS}$ with additive latency.
2. Write latency = read latency - 1.
3. Normal and weak strength data-output driver.
4. Off-Chip Driver (OCD) impedance adjustment.
5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are

latched at the cross point of differential clocks (CK rising and $\overline{CK}$ falling). All I/Os are synchronized with a single ended DQS or differential DQS-DQS pair in a source synchronous fashion.

A 15 bit address bus for $\times$ 4 and $\times$ 8 organised components and a 15 bit address bus for $\times$ 16 components is used to convey row, column and bank address information in a $\overline{RAS}$ - $\overline{CAS}$ multiplexing style.

A 15 bit address bus is used to convey row, column and bank address information in a $\overline{RAS}$ - $\overline{CAS}$ multiplexing style.

The DDR2 device operates with a $1.8\text{ V} \pm 0.1\text{ V}$ power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

The DDR2 SDRAM is available in TFBGA package.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

**TABLE 2****Ordering Information for RoHS Compliant Products**

Product Type ¹⁾	Org.	Speed	CAS-RCD-RP Latencies ²⁾³⁾⁴⁾	Clock (MHz)	Package	Note ⁵⁾
Standard Temperature Range (0 °C - +85 °C)						
DDR2-800E(6-6-6)						
HYB18T256400AF-2.5	×4	DDR2-800E	6-6-6	400	PG-TFBGA-60	
HYB18T256160AF-2.5	×16	DDR2-800E	6-6-6	400	PG-TFBGA-84	
DDR2-800D(5-5-5)						
HYB18T256800AF-25F	×8	DDR2-800D	5-5-5	400	PG-TFBGA-60	
HYB18T256400AF-25F	×4	DDR2-800D	5-5-5	400	PG-TFBGA-60	
HYB18T256160AF-25F	×16	DDR2-800D	5-5-5	400	PG-TFBGA-84	
DDR2-667D(5-5-5)						
HYB18T256160AF-3S	×16	DDR2-667D	5-5-5	333	PG-TFBGA-84	
HYB18T256800AF-3S	×8	DDR2-667D	5-5-5	333	PG-TFBGA-60	
HYB18T256400AF-3S	×4	DDR2-667D	5-5-5	333	PG-TFBGA-60	
DDR2-667C(4-4-4)						
HYB18T256160AF-3	×16	DDR2-667C	4-4-4	333	PG-TFBGA-84	
DDR2-533C(4-4-4)						
HYB18T256160AFL-3.7	×16	DDR2-533C	4-4-4	266	PG-TFBGA-84	
HYB18T256400AFL-3.7	×4	DDR2-533C	4-4-4	266	PG-TFBGA-60	
HYB18T256800AFL-3.7	×8	DDR2-533C	4-4-4	266	PG-TFBGA-60	
HYB18T256800AF-3.7	×8	DDR2-533C	4-4-4	266	PG-TFBGA-60	
HYB18T256400AF-3.7	×4	DDR2-533C	4-4-4	266	PG-TFBGA-60	
HYB18T256160AF-3.7	×16	DDR2-533C	4-4-4	266	PG-TFBGA-84	
DDR2-533B(3-3-3)						
HYB18T256800AF-2.5	×8	DDR2-533B	3-3-3	266	PG-TFBGA-60	
DDR2-400B(3-3-3)						
HYB18T256800AF-5	×8	DDR2-400B	3-3-3	200	PG-TFBGA-60	
HYB18T256400AF-5	×4	DDR2-400B	3-3-3	200	PG-TFBGA-60	
HYB18T256160AF-5	×16	DDR2-400B	3-3-3	200	PG-TFBGA-84	
Industrial Temperature Range (-40 °C - +85 °C)						
DDR2-667D(5-5-5)						
HYI18T256800AF-3S	×8	DDR2-667D	5-5-5	333	PG-TFBGA-60	
HYI18T256160AF-3S	×16	DDR2-667D	5-5-5	333	PG-TFBGA-84	
HYI18T256400AF-3S	×4	DDR2-667D	5-5-5	333	PG-TFBGA-60	
DDR2-533C(4-4-4)						
HYI18T256160AF-3.7	×16	DDR2-533C	4-4-4	266	PG-TFBGA-84	
HYI18T256800AF-3.7	×8	DDR2-533C	4-4-4	266	PG-TFBGA-60	

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Product Type ¹⁾	Org.	Speed	CAS-RCD-RP Latencies ²⁾³⁾⁴⁾	Clock (MHz)	Package	Note ⁵⁾
HYI18T256400AF-3.7	×4	DDR2-533C	4-4-4	266	PG-TFBGA-60	
DDR2-400B(3-3-3)						
HYI18T256160AF-5	×16	DDR2-400B	3-3-3	200	PG-TFBGA-84	
HYI18T256800AF-5	×8	DDR2-400B	3-3-3	200	PG-TFBGA-60	
HYI18T256400AF-5	×4	DDR2-400B	3-3-3	200	PG-TFBGA-60	

1) For detailed information regarding Product Type of Qimonda please see chapter "Product Nomenclature" of this datasheet.

2) CAS: Column Address Strobe

3) RCD: Row Column Delay

4) RP: Row Precharge

5) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.

TABLE 3**Ordering Information for non RoHS Compliant Products**

Product Type ¹⁾	Org.	Speed	CAS-RCD-RP Latencies ²⁾³⁾⁴⁾	Clock (MHz)	Package	Note
Standard Temperature Range (0 °C - +85 °C)						
DDR2-667D(5-5-5)						
HYB18T256160AC-3S	×16	DDR2-667D	5-5-5	333	P-TFBGA-84	
HYB18T256800AC-3S	×8	DDR2-667D	5-5-5	333	P-TFBGA-60	
HYB18T256400AC-3S	×4	DDR2-667D	5-5-5	333	P-TFBGA-60	
DDR2-533C(4-4-4)						
HYB18T256800AC-3.7	×8	DDR2-533C	4-4-4	266	P-TFBGA-60	
HYB18T256400AC-3.7	×4	DDR2-533C	4-4-4	266	P-TFBGA-60	
HYB18T256160AC-3.7	×16	DDR2-533C	4-4-4	266	P-TFBGA-84	
DDR2-400B(3-3-3)						
HYB18T256800AC-5	×8	DDR2-400B	3-3-3	200	P-TFBGA-60	
HYB18T256400AC-5	×4	DDR2-400B	3-3-3	200	P-TFBGA-60	
HYB18T256160AC-5	×16	DDR2-400B	3-3-3	200	P-TFBGA-84	
Industrial Temperature Range (-40 °C - +85 °C)						
DDR2-667D(5-5-5)						
HYI18T256800AC-3S	×8	DDR2-667D	5-5-5	333	P-TFBGA-60	
HYI18T256160AC-3S	×16	DDR2-667D	5-5-5	333	P-TFBGA-84	
HYI18T256400AC-3S	×4	DDR2-667D	5-5-5	333	P-TFBGA-60	
DDR2-533C(4-4-4)						
HYI18T256800AC-3.7	×8	DDR2-533C	4-4-4	266	P-TFBGA-60	
HYI18T256160AC-3.7	×16	DDR2-533C	4-4-4	266	P-TFBGA-84	
HYI18T256400AC-3.7	×4	DDR2-533C	4-4-4	266	P-TFBGA-60	
DDR2-400B(3-3-3)						
HYI18T256160AC-5	×16	DDR2-400B	3-3-3	200	P-TFBGA-84	

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Product Type ¹⁾	Org.	Speed	CAS-RCD-RP Latencies ²⁾³⁾⁴⁾	Clock (MHz)	Package	Note
HYI18T256800AC-5	×8	DDR2-400B	3-3-3	200	P-TFBGA-60	
HYI18T256400AC-5	×4	DDR2-400B	3-3-3	200	P-TFBGA-60	

1) For detailed information regarding Product Type of Qimonda please see chapter "Product Nomenclature" of this datasheet.

2) CAS: Column Address Strobe

3) RCD: Row Column Delay

4) RP: Row Precharge



2 Configuration

This chapter contains the chip configuration.

2.1 Configuration for TFBGA-60

The chip configuration of a DDR2 SDRAM is listed by function in **Table 4**. The abbreviations used in the Ball#/Buffer Type columns are explained in **Table 5** and **Table 6** respectively. The ball numbering for the FBGA package is depicted in figures.

TABLE 4
Configuration

Ball#	Name	Ball Type	Buffer Type	Function
Clock Signals				
E8	CK	I	SSTL	Clock Signal CK, $\overline{\text{CK}}$
F8	$\overline{\text{CK}}$	I	SSTL	
F2	CKE	I	SSTL	Clock Enable
Control Signals				
F7	$\overline{\text{RAS}}$	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE)
G7	$\overline{\text{CAS}}$	I	SSTL	
F3	$\overline{\text{WE}}$	I	SSTL	
G8	$\overline{\text{CS}}$	I	SSTL	Chip Select
Address Signals				
G2	BA0	I	SSTL	Bank Address Bus 1:0
G3	BA1	I	SSTL	
H8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
H3	A1	I	SSTL	
H7	A2	I	SSTL	
J2	A3	I	SSTL	
J8	A4	I	SSTL	
J3	A5	I	SSTL	
J7	A6	I	SSTL	
K2	A7	I	SSTL	
K8	A8	I	SSTL	
K3	A9	I	SSTL	
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	I	SSTL	
L2	A12	I	SSTL	


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Ball#	Name	Ball Type	Buffer Type	Function
Data Signals ×4 Organization				
C8	DQ0	I/O	SSTL	Data Signal 3:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
Data Signals ×8 Organization				
C8	DQ0	I/O	SSTL	Data Signal 7:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
D1	DQ4	I/O	SSTL	
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
Data Strobe ×4 Organization				
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	
Data Strobe ×8 Organisation				
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	
B3	RDQS	O	SSTL	Read Data Strobe
A2	RDQS	O	SSTL	
Data Mask ×4 Organization				
B3	DM	I	SSTL	Data Mask
Data Mask ×8 Organization				
B3	DM	I	SSTL	Data Mask
Power Supplies				
A9, C1, C3, C7, C9	V _{DDQ}	PWR	—	I/O Driver Power Supply
A1, L1, E9, H9	V _{DD}	PWR	—	Power Supply
A7, B2, B8, D2, D8	V _{SSQ}	PWR	—	I/O Driver Power Supply
A3, E3, J1, K9	V _{SS}	PWR	—	Power Supply
E2	V _{REF}	AI	—	I/O Reference Voltage
E1	V _{DDL}	PWR	—	Power Supply
E7	V _{SSDL}	PWR	—	Power Supply
Not Connected ×4 Organization				
A2, B1, B9, D1, D9, G1, L3, L7, L8	NC	NC	—	Not Connected

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Ball#	Name	Ball Type	Buffer Type	Function
Not Connected ×8 Organization				
G1, L3, L7, L8	NC	NC	–	Not Connected
Other Balls ×4 Organization				
F9	ODT	I	SSTL	On-Die Termination Control
Other Balls ×8 Organization				
F9	ODT	I	SSTL	On-Die Termination Control

TABLE 5
Abbreviations for Ball Type

Abbreviation	Description
I	Standard input-only ball. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

TABLE 6
Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding ball has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 1
Chip Configuration for ×4 components, TFBGA-60 (top view)

1	2	3	4	5	6	7	8	9
V_{DD}	NC	V_{SS}		A		V_{SSQ}	$\overline{DQS}$	V_{DDQ}
NC	V_{SSQ}	DM		B		DQS	V_{SSQ}	NC
V_{DDQ}	DQ1	V_{DDQ}		C		V_{DDQ}	DQ0	V_{DDQ}
NC	V_{SSQ}	DQ3		D		DQ2	V_{SSQ}	NC
V_{DDL}	V_{REF}	V_{SS}		E		V_{SSDL}	CK	V_{DD}
	CKE	$\overline{WE}$		F		$\overline{RAS}$	$\overline{CK}$	ODT
NC	BA0	BA1		G		$\overline{CAS}$	$\overline{CS}$	
	A10/AP	A1		H		A2	A0	V_{DD}
V_{SS}	A3	A5		J		A6	A4	
	A7	A9		K		A11	A8	V_{SS}
V_{DD}	A12	NC		L		NC	NC,A13	

MPPT0020

Notes

1. V_{DDL} and V_{SSDL} are power and ground for the DLL. V_{DDL} is connected to V_{DD} on the device. V_{DD} , V_{DDQ} , V_{SSDL} , V_{SS} , and V_{SSQ} are isolated on the device.
2. Ball position L8 is Not Connected on 256-Mbit



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 2
Chip Configuration for ×8 components, TFBGA-60 (top view)

1	2	3	4	5	6	7	8	9
V_{DD}	$\overline{NC/RDQS}$	V_{SS}		A		V_{SSQ}	$\overline{DQS}$	V_{DDQ}
DQ6	V_{SSQ}	$\overline{DM/RDQS}$		B		DQS	V_{SSQ}	DQ7
V_{DDQ}	DQ1	V_{DDQ}		C		V_{DDQ}	DQ0	V_{DDQ}
DQ4	V_{SSQ}	DQ3		D		DQ2	V_{SSQ}	DQ5
V_{DDL}	V_{REF}	V_{SS}		E		V_{SSDL}	CK	V_{DD}
	CKE	$\overline{WE}$		F		$\overline{RAS}$	$\overline{CK}$	ODT
NC	BA0	BA1		G		$\overline{CAS}$	$\overline{CS}$	
	A10/AP	A1		H		A2	A0	V_{DD}
V_{SS}	A3	A5		J		A6	A4	
	A7	A9		K		A11	A8	V_{SS}
V_{DD}	A12	NC		L		NC	NC, A13	

MPPT0560

Notes

1. $\overline{RDQS}$ / $\overline{RDQS}$ are enabled by EMRS(1) command.
2. If $\overline{RDQS}$ / $\overline{RDQS}$ is enabled, the DM function is disabled
3. When enabled, $\overline{RDQS}$ & $\overline{RDQS}$ are used as strobe signals during reads.
4. V_{DDL} and V_{SSDL} are power and ground for the DLL. V_{DDL} is connected to V_{DD} on the device. V_{DD} , V_{DDQ} , V_{SSDL} , V_{SS} , and V_{SSQ} are isolated on the device.
5. Ball position L8 is Not Connected on 256-Mbit.



2.2 Configuration for TFBGA-84

The chip configuration of a DDR2 SDRAM is listed by function in **Table 7**. The abbreviations used in the Ball#/Buffer Type columns are explained in **Table 8** and **Table 9** respectively.

TABLE 7
Configuration

Ball#	Name	Ball Type	Buffer Type	Function
Clock Signals ×16 Organization				
J8	CK	I	SSTL	Clock Signal CK, $\overline{\text{CK}}$
K8	$\overline{\text{CK}}$	I	SSTL	
K2	CKE	I	SSTL	Clock Enable
Control Signals ×16 Organization				
K7	$\overline{\text{RAS}}$	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE)
L7	$\overline{\text{CAS}}$	I	SSTL	
K3	$\overline{\text{WE}}$	I	SSTL	
L8	$\overline{\text{CS}}$	I	SSTL	Chip Select
Address Signals ×16 Organization				
L2	BA0	I	SSTL	Bank Address Bus 1:0
L3	BA1	I	SSTL	
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Ball#	Name	Ball Type	Buffer Type	Function
Data Signals ×16 Organization				
G8	DQ0	I/O	SSTL	Data Signal Lower Byte 7:0
G2	DQ1	I/O	SSTL	
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
C8	DQ8	I/O	SSTL	Data Signal Upper Byte 15:8
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe ×16 Organization				
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	$\overline{\text{UDQS}}$	I/O	SSTL	
F7	LDQS	I/O	SSTL	Data Strobe Lower Byte
E8	$\overline{\text{LDQS}}$	I/O	SSTL	
Data Mask ×16 Organization				
B3	UDM	I	SSTL	Data Mask Upper Byte
F3	LDM	I	SSTL	Data Mask Lower Byte <i>Note: LDM is the input mask signal that controls the lower byte.</i>
Power Supplies ×16 Organization				
J2	V_{REF}	AI	–	I/O Reference Voltage
A9, C1, C3, C7, C9, E9, G1, G3, G7, G9	V_{DDQ}	PWR	–	I/O Driver Power Supply
J1	V_{DDL}	PWR	–	Power Supply
A1, E1, J9, M9, R1	V_{DD}	PWR	–	Power Supply
A7, B2, B8, D2, D8, E7, F2, F8, H2, H8	V_{SSQ}	PWR	–	Power Supply
J7	V_{SSDL}	PWR	–	Power Supply
A3, E3, J3, N1, P9	V_{SS}	PWR	–	Power Supply

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Ball#	Name	Ball Type	Buffer Type	Function
Not Connected ×16 Organization				
A2, E2, L1, R3, R7, R8	NC	NC	–	Not Connected
Other Balls ×16 Organization				
K9	ODT	I	SSTL	On-Die Termination Control

TABLE 8
Abbreviations for Ball Type

Abbreviation	Description
I	Standard input-only ball. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

TABLE 9
Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding ball has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 3
Configuration for ×16 components, TFBGA-84 (top view)

1	2	3	4	5	6	7	8	9
V_{DD}	NC	V_{SS}		A		V_{SSQ}	$\overline{UDQS}$	V_{DDQ}
DQ14	V_{SSQ}	UDM		B		$\overline{UDQS}$	V_{SSQ}	DQ15
V_{DDQ}	DQ9	V_{DDQ}		C		V_{DDQ}	DQ8	V_{DDQ}
DQ12	V_{SSQ}	DQ11		D		DQ10	V_{SSQ}	DQ13
V_{DD}	NC	V_{SS}		E		V_{SSQ}	$\overline{LDQS}$	V_{DDQ}
DQ6	V_{SSQ}	LDM		F		$\overline{LDQS}$	V_{SSQ}	DQ7
V_{DDQ}	DQ1	V_{DDQ}		G		V_{DDQ}	DQ0	V_{DDQ}
DQ4	V_{SSQ}	DQ3		H		DQ2	V_{SSQ}	DQ5
V_{DDL}	V_{REF}	V_{SS}		J		VSSDL	CK	V_{DD}
	CKE	$\overline{WE}$		K		$\overline{RAS}$	$\overline{CK}$	ODT
NC	BA0	BA1		L		$\overline{CAS}$	$\overline{CS}$	
	A10/AP	A1		M		A2	A0	V_{DD}
V_{SS}	A3	A5		N		A6	A4	
	A7	A9		P		A11	A8	V_{SS}
V_{DD}	A12	NC		R		NC	NC	

MPPT0120

Notes

1. $\overline{UDQS}/\overline{UDQS}$ is data strobe for DQ[15:8], $\overline{LDQS}/\overline{LDQS}$ is data strobe for DQ[7:0]
2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
3. V_{DDL} and V_{SSDL} are power and ground for the DLL. V_{DDL} is connected to V_{DD} on the device. V_{DD} , V_{DDQ} , V_{SSDL} , V_{SS} , and V_{SSQ} are isolated on the device.

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

2.3 Addressing

This chapter describes the DDR2 addressing.

TABLE 10
256 Mb DDR2 Addressing

Configuration	64 Mb x 4 ¹⁾	32 Mb x 8 ²⁾	16 Mb x 16 ³⁾	Note
Bank Address	BA[1:0]	BA[1:0]	BA[1:0]	
Number of Banks	4	4	4	
Auto Precharge	A10 / AP	A10 / AP	A10 / AP	
Row Address	A[12:0]	A[12:0]	A[12:0]	
Column Address	A11, A[9:0]	A[9:0]	A[8:0]	
Number of Column Address Bits	11	10	9	4)
Number of I/Os	4	8	16	
Page Size [Bytes]	1024 (1 K)	1024 (1 K)	1024 (1 K)	5)

1) Referred to as 'org'

2) Referred to as 'org'

3) Referred to as 'org'

4) Referred to as 'colbits'

5) $\text{PageSize} = 2^{\text{colbits}} \times \text{org}/8$ [Bytes]



3 Functional Description

This chapter contains the functional description.

3.1 Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	PD		WR		DLL	TM		CL		BT			BL
reg. addr				w		w		w	w		w		w			w

MPBT0410

TABLE 11
Mode Register Definition, $BA_{2:0} = 000_B$

Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address 2 <i>Note: BA2 not available on 256 Mbit and 512 Mbit components</i> 0_B BA2 Bank Address
BA1	15		Bank Address 1 0_B BA1 Bank Address
BA0	14		Bank Address 0 0_B BA0 Bank Address
A13	13		Address Bus <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 0_B A13 Address bit 13
PD	12	w	Active Power-Down Mode Select 0_B PD Fast exit 1_B PD Slow exit
WR	[11:9]	w	Write Recovery²⁾ <i>Note: All other bit combinations are illegal.</i> 001_B WR 2 010_B WR 3 011_B WR 4 100_B WR 5 101_B WR 6
DLL	8	w	DLL Reset 0_B DLL No 1_B DLL Yes


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Field	Bits	Type ¹⁾	Description
TM	7	w	Test Mode 0 _B TM Normal Mode 1 _B TM Vendor specific test mode
CL	[6:4]	w	CAS Latency <i>Note: All other bit combinations are illegal.</i> 011 _B CL 3 100 _B CL 4 101 _B CL 5 110 _B CL 6 111 _B CL 7
BT	3	w	Burst Type 0 _B BT Sequential 1 _B BT Interleaved
BL	[2:0]	w	Burst Length <i>Note: All other bit combinations are illegal.</i> 010 _B BL 4 011 _B BL 8

1) w = write only register bits

2) Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: $WR [cycles] \geq t_{WR} (ns) / t_{CK} (ns)$. The mode register must be programmed to fulfill the minimum requirement for the analogue t_{WR} timing WR_{MIN} is determined by $t_{CK,MAX}$ and WR_{MAX} is determined by $t_{CK,MIN}$.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

3.2 Extended Mode Register EMR(1)

The Extended Mode Register EMR(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, OCD program, ODT, $\overline{\text{DQS}}$ and output buffers disable, RDQS and $\overline{\text{RDQS}}$ enable.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	1	0	Q_{off}	RDQS	$\overline{\text{DQS}}$	OCD Program			R_{tt}		AL		R_{tt}	DIC	DLL
reg. addr					w	w		w		w		w		w	w	w

MPBT0380

TABLE 12

Extended Mode Register Definition, $\text{BA}_{2:0} = 001_{\text{B}}$

Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address 2 <i>Note: BA2 not available on 256 Mbit and 512 Mbit components</i> 0_{B} BA2 Bank Address
BA1	15		Bank Address 1 0_{B} BA1 Bank Address
BA0	14		Bank Address 0 1_{B} BA0 Bank Address
A13	13	w	Address Bus <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 0_{B} A13 Address bit 13
Q_{off}	12	w	Output Disable 0_{B} Q_{off} Output buffers enabled 1_{B} Q_{off} Output buffers disabled
RDQS	11	w	Read Data Strobe Output (RDQS, $\overline{\text{RDQS}}$) 0_{B} RDQS Disable 1_{B} RDQS Enable
$\overline{\text{DQS}}$	10	w	Complement Data Strobe ($\overline{\text{DQS}}$ Output) 0_{B} $\overline{\text{DQS}}$ Enable 1_{B} $\overline{\text{DQS}}$ Disable
OCD Program	[9:7]	w	Off-Chip Driver Calibration Program 000_{B} OCD OCD calibration mode exit, maintain setting 001_{B} OCD Drive (1) 010_{B} OCD Drive (0) 100_{B} OCD Adjust mode 111_{B} OCD OCD calibration default
AL	[5:3]	w	Additive Latency <i>Note: All other bit combinations are illegal.</i> 000_{B} AL 0 001_{B} AL 1 010_{B} AL 2 011_{B} AL 3 100_{B} AL 4

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Field	Bits	Type ¹⁾	Description
R _{TT}	6,2	w	Nominal Termination Resistance of ODT <i>Note: See Table 22 “ODT DC Electrical Characteristics” on Page 28</i> 00 _B RTT ∞ (ODT disabled) 01 _B RTT 75 Ohm 10 _B RTT 150 Ohm 11 _B RTT 50 Ohm
DIC	1	w	Off-chip Driver Impedance Control 0 _B DIC Full (Driver Size = 100%) 1 _B DIC Reduced
DLL	0	w	DLL Enable 0 _B DLL Enable 1 _B DLL Disable

1) w = write only register bits



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

3.3 Extended Mode Register EMR(2)

The Extended Mode Registers EMR(2) and EMR(3) are reserved for future use and must be programmed when setting the mode register during initialization.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0			0				SRF		0		DCC		PASR	
reg. addr														MPBT0520		

TABLE 13
EMR(2) Programming Extended Mode Register Definition, BA_{2:0}=010_B

Field	Bits	Type ¹⁾	Description
BA	[15:14]	w	Bank Address 00 _B BA MRS 01 _B BA EMRS(1) 10 _B BA EMRS(2) 11 _B BA EMRS(3): Reserved
A	[13:8]	w	Address Bus <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 000000 _B A Address bits
SRF	7	w	Address Bus, High Temperature Self Refresh Rate for $T_{CASE} > 85^{\circ}\text{C}$ 0 _B A7 disable 1 _B A7 enable ²⁾
A	[6:4]	w	Address Bus 000 _B A Address bits
DCC	3	w	Address Bus, Duty Cycle Correction (DCC) 0 _B A3 DCC disabled 1 _B A3 DCC enabled
Partial Self Refresh for 4 banks			
PASR	[2:0]	w	Address Bus, Partial Array Self Refresh for 4 Banks²⁾ <i>Note: Only for 256 Mbit and 512 Mbit components</i> 000 _B PASR0 Full Array 001 _B PASR1 Half Array (BA[1:0]=00, 01) 010 _B PASR2 Quarter Array (BA[1:0]=00) 011 _B PASR3 Not defined 100 _B PASR4 3/4 array (BA[1:0]=01, 10, 11) 101 _B PASR5 Half array (BA[1:0]=10, 11) 110 _B PASR6 Quarter array (BA[1:0]=11) 111 _B PASR7 Not defined

1) w = write only

2) When DRAM is operated at $85^{\circ}\text{C} \leq T_{CASE} \leq 95^{\circ}\text{C}$ the extended self refresh rate must be enabled by setting bit A7 to 1 before the self refresh mode can be entered.


3) If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refresh is entered. Data integrity will be maintained if t_{REF} conditions are met and no Self Refresh command is issued.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

3.4 Extended Mode Register EMR(3)

The Extended Mode Register EMR(3) is reserved for future use and all bits except BA0 and BA1 must be programmed to 0 when setting the mode register during initialization.



MPBT0400

TABLE 14

EMR(3) Programming Extended Mode Register Definition, BA_{2:0}=011_B

Field	Bits	Type ¹⁾	Description
BA2	16	reg.addr	Bank Address 2 <i>Note: BA2 is not available on 256Mbit and 512Mbit components</i> 0 _B BA2 Bank Address
BA1	15		Bank Address 1 1 _B BA1 Bank Address
BA0	14		Bank Address 0 1 _B BA0 Bank Address
A	[13:0]	w	Address Bus 13:0 <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 00000000000000 _B A[13:0] Address bits

1) w = write only

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

3.5 Burst Mode Operation

TABLE 15
Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0



4 Truth Tables

This chapter describes the truth tables.

TABLE 16
Command Truth Table

Function	CKE		$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	BA0 BA1	A[12:11]	A10	A[9:0]	Note ¹⁾²⁾³⁾
	Previous Cycle	Current Cycle									
(Extended) Mode Register Set	H	H	L	L	L	L	BA	OP Code			4)5)6)
Auto-Refresh	H	H	L	L	L	H	X	X	X	X	4)
Self-Refresh Entry	H	L	L	L	L	H	X	X	X	X	4)7)
Self-Refresh Exit	L	H	H	X	X	X	X	X	X	X	4)7)8)
			L	H	H	H					
Single Bank Precharge	H	H	L	L	H	L	BA	X	L	X	4)5)
Precharge all Banks	H	H	L	L	H	L	X	X	H	X	4)5)
Bank Activate	H	H	L	L	H	H	BA	Row Address			4)5)
Write	H	H	L	H	L	L	BA	Column	L	Column	4)5)9)
Write with Auto-Precharge	H	H	L	H	L	L	BA	Column	H	Column	4)5)9)
Read	H	H	L	H	L	H	BA	Column	L	Column	4)5)9)
Read with Auto-Precharge	H	H	L	H	L	H	BA	Column	H	Column	4)5)9)
No Operation	H	X	L	H	H	H	X	X	X	X	4)
Device Deselect	H	X	H	X	X	X	X	X	X	X	4)
Power Down Entry	H	L	H	X	X	X	X	X	X	X	4)10)
			L	H	H	H					
Power Down Exit	L	H	H	X	X	X	X	X	X	X	4)10)
			L	H	H	H					

1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.

2) "X" means H or L (but a defined logic level)".

3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

4) All DDR2 SDRAM commands are defined by states of $\overline{\text{CS}}$, $\overline{\text{WE}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE at the rising edge of the clock.

5) Bank addresses BA[1:0] determine which bank is to be operated upon. For (E)MRS BA[1:0] selects an (Extended) Mode Register.

6) All banks must be in a precharged idle state, CKE must be high at least for t_{XP} and all read/write bursts must be finished before the (Extended) Mode Register set Command is issued.

7) I'_{REF} must be maintained during Self Refresh operation.

8) Self Refresh Exit is asynchronous.

9) Burst reads or writes at BL = 4 cannot be terminated. See [Chapter 3.5](#) for details.

10) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements.

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM**TABLE 17**
Clock Enable (CKE) Truth Table for Synchronous Transitions

Current State ¹⁾	CKE		Command (N) ²⁾³⁾ RAS, CAS, WE, CS	Action (N) ²⁾	Note ⁴⁾⁵⁾
	Previous Cycle ⁶⁾ (N-1)	Current Cycle ⁶⁾ (N)			
Power-Down	L	L	X	Maintain Power-Down	7)8)11)
	L	H	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	X	Maintain Self Refresh	8)11)12)
	L	H	DESELECT or NOP	Self Refresh Exit	9)11)12)13)14)
Bank(s) Active	H	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	H	L	DESELECT or NOP	Precharge Power-Down Entry	9)10)11)15)
	H	L	AUTOREFRESH	Self Refresh Entry	7)11)14)16)
Any State other than listed above	H	H	Refer to the Command Truth Table		17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N)
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements
- 8) "X" means "don't care (including floating around V_{REF})" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11) $t_{CKE,MIN}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \times t_{CK} + t_{IH}$.
- 12) V_{REF} must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the t_{XSNR} period. Read commands may be issued only after t_{XSRD} (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELECT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

TABLE 18
Data Mask (DM) Truth Table

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	H	X	

- 1) Used to mask write data; provided coincident with the corresponding data.



5 Electrical Characteristics

This chapter describes the Electrical Characteristics.

5.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in **Table 19** at any time.

TABLE 19
Absolute Maximum Ratings

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
V_{DD}	Voltage on V_{DD} pin relative to V_{SS}	-1.0	+2.3	V	1)
V_{DDQ}	Voltage on V_{DDQ} pin relative to V_{SS}	-0.5	+2.3	V	1)2)
V_{DDL}	Voltage on V_{DDL} pin relative to V_{SS}	-0.5	+2.3	V	1)2)
V_{IN}, V_{OUT}	Voltage on any pin relative to V_{SS}	-0.5	+2.3	V	1)
T_{STG}	Storage Temperature	-55	+100	°C	1)2)

1) When V_{DD} and V_{DDQ} and V_{DDL} are less than 500 mV; V_{REF} may be equal to or less than 300 mV.

2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.

Attention: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TABLE 20
DRAM Component Operating Temperature Range

Symbol	Parameter	Rating		Unit	Notes
		Min.	Max.		
T_{OPER}	Operating Temperature	0	+95	°C	1)2)3)4)
		-40	+85		

1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.

2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C for HYB... products and -40 - +85 for HYI... products under all other specification parameters.

3) Above 85 °C the Auto-Refresh command interval has to be reduced to $t_{REFI} = 3.9 \mu s$

4) When operating this product in the 85 °C to 95 °C TCASE temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to “1”. When the High Temperature Self Refresh is enabled there is an increase of I_{DD6} by approximately 50%



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

5.2 DC Characteristics

TABLE 21
Recommended DC Operating Conditions (SSTL_18)

Symbol	Parameter	Rating			Unit	Note
		Min.	Typ.	Max.		
V_{DD}	Supply Voltage	1.7	1.8	1.9	V	1)
V_{DDDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	1)
V_{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	1)
V_{REF}	Input Reference Voltage	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	2)3)
V_{TT}	Termination Voltage	$V_{REF} - 0.04$	V_{REF}	$V_{REF} + 0.04$	V	4)

- 1) V_{DDQ} tracks with V_{DD} , V_{DDDL} tracks with V_{DD} . AC parameters are measured with V_{DD} , V_{DDQ} and V_{DDDL} tied together.
- 2) The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about $0.5 \times V_{DDQ}$ of the transmitting device and V_{REF} is expected to track variations in V_{DDQ} .
- 3) Peak to peak ac noise on V_{REF} may not exceed $\pm 2\% V_{REF}$ (dc)
- 4) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in die dc level of V_{REF} .

TABLE 22
ODT DC Electrical Characteristics

Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] = [1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)2)
Deviation of V_M with respect to $V_{DDQ} / 2$	delta V_M	-6.00	—	+6.00	%	3)

- 1) Measurement Definition for Rtt(eff): Apply $V_{IH(ac)}$ and $V_{IL(ac)}$ to test pin separately, then measure current $I(V_{IH(ac)})$ and $I(V_{IL(ac)})$ respectively.

$$Rtt(eff) = (V_{IH(ac)} - V_{IL(ac)}) / (I(V_{IH(ac)}) - I(V_{IL(ac)}))$$
- 2) Optional for DDR2-400, DDR2-533 and DDR2-667, mandatory for DDR2-800.
- 3) Measurement Definition for V_M : Turn ODT on and measure voltage (V_M) at test pin (midpoint) with no load: $delta V_M = ((2 \times V_M / V_{DDQ}) - 1) \times 100\%$

TABLE 23
Input and Output Leakage Currents

Symbol	Parameter / Condition	Min.	Max.	Unit	Note
I_{IL}	Input Leakage Current; any input $0 V < V_{IN} < V_{DD}$	-2	+2	μA	1)
I_{OL}	Output Leakage Current; $0 V < V_{OUT} < V_{DDQ}$	-5	+5	μA	2)

- 1) All other pins not under test = 0 V
- 2) DQ's, LDQS, $\overline{LDQS}$, UDQS, $\overline{UDQS}$, DQS, $\overline{DQS}$, RDQS, $\overline{RDQS}$ are disabled and ODT is turned off



5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) “Enable $\overline{\text{DQS}}$ ” mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at V_{REF} .

In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, $\overline{\text{DQS}}$. This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the $\overline{\text{DQS}}$ (and $\overline{\text{RDQS}}$) signals are internally disabled and don't care.

TABLE 24
DC & AC Logic Input Levels

Symbol	Parameter	DDR2-667, DDR2-800		DDR2-533, DDR2-400		Units
		Min.	Max.	Min.	Max.	
$V_{\text{IH(dc)}}$	DC input logic HIGH	$V_{\text{REF}} + 0.125$	$V_{\text{DDQ}} + 0.3$	$V_{\text{REF}} + 0.125$	$V_{\text{DDQ}} + 0.3$	V
$V_{\text{IL(dc)}}$	DC input LOW	-0.3	$V_{\text{REF}} - 0.125$	-0.3	$V_{\text{REF}} - 0.125$	V
$V_{\text{IH(ac)}}$	AC input logic HIGH	$V_{\text{REF}} + 0.200$	—	$V_{\text{REF}} + 0.250$	—	V
$V_{\text{IL(ac)}}$	AC input LOW	—	$V_{\text{REF}} - 0.200$	—	$V_{\text{REF}} - 0.250$	V

TABLE 25
Single-ended AC Input Test Conditions

Symbol	Condition	Value	Unit	Notes
V_{REF}	Input reference voltage	$0.5 \times V_{\text{DDQ}}$	V	1)
$V_{\text{SWING.MAX}}$	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

- 1) Input waveform timing is referenced to the input signal crossing through the V_{REF} level applied to the device under test.
- 2) The input signal minimum Slew Rate is to be maintained over the range from $V_{\text{IH(ac).MIN}}$ to V_{REF} for rising edges and the range from V_{REF} to $V_{\text{IL(ac).MAX}}$ for falling edges as shown in **Figure 4**
- 3) AC timings are referenced with input waveforms switching from $V_{\text{IL(ac)}}$ to $V_{\text{IH(ac)}}$ on the positive transitions and $V_{\text{IH(ac)}}$ to $V_{\text{IL(ac)}}$ on the negative transitions.


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 4
Single-ended AC Input Test Conditions Diagram





TABLE 26
Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Notes
$V_{IN(dc)}$	DC input signal voltage	-0.3	$V_{DDQ} + 0.3$	—	1)
$V_{ID(dc)}$	DC differential input voltage	0.25	$V_{DDQ} + 0.6$	—	2)
$V_{ID(ac)}$	AC differential input voltage	0.5	$V_{DDQ} + 0.6$	V	3)
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{DDQ} - 0.175$	$0.5 \times V_{DDQ} + 0.175$	V	4)
$V_{OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{DDQ} - 0.125$	$0.5 \times V_{DDQ} + 0.125$	V	5)

- 1) $V_{IN(dc)}$ specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc.
- 2) $V_{ID(dc)}$ specifies the input differential voltage $V_{TR} - V_{CP}$ required for switching. The minimum value is equal to $V_{IH(dc)} - V_{IL(dc)}$.
- 3) $V_{ID(ac)}$ specifies the input differential voltage $V_{TR} - V_{CP}$ required for switching. The minimum value is equal to $V_{IH(ac)} - V_{IL(ac)}$.
- 4) The value of $V_{IX(ac)}$ is expected to equal $0.5 \times V_{DDQ}$ of the transmitting device and $V_{IX(ac)}$ is expected to track variations in V_{DDQ} . $V_{IX(ac)}$ indicates the voltage at which differential input signals must cross.
- 5) The value of $V_{OX(ac)}$ is expected to equal $0.5 \times V_{DDQ}$ of the transmitting device and $V_{OX(ac)}$ is expected to track variations in V_{DDQ} . $V_{OX(ac)}$ indicates the voltage at which differential input signals must cross.

FIGURE 5
Differential DC and AC Input and Output Logic Levels Diagram



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

TABLE 27
SSTL_18 Output DC Current Drive

Symbol	Parameter	SSTL_18	Unit	Notes
I_{OH}	Output Minimum Source DC Current	-13.4	mA	1)2)
I_{OL}	Output Minimum Sink DC Current	13.4	mA	2)3)

- 1) $V_{DDQ} = 1.7\text{ V}$; $V_{OUT} = 1.42\text{ V}$. $(V_{OUT} - V_{DDQ}) / I_{OH}$ must be less than $21\ \Omega$ for values of V_{OUT} between V_{DDQ} and $V_{DDQ} - 280\text{ mV}$.
2) The values of $I_{OH(dc)}$ and $I_{OL(dc)}$ are based on the conditions given in ¹⁾ and ³⁾. They are used to test drive current capability to ensure $V_{IH,MIN}$ plus a noise margin and $V_{IL,MAX}$ minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.
3) $V_{DDQ} = 1.7\text{ V}$; $V_{OUT} = 280\text{ mV}$. V_{OUT} / I_{OL} must be less than 21 Ohm for values of V_{OUT} between 0 V and 280 mV .

TABLE 28
SSTL_18 Output AC Test Conditions

Symbol	Parameter	SSTL_18	Unit	Note
V_{OH}	Minimum Required Output Pull-up	$V_{TT} + 0.603$	V	1)
V_{OL}	Maximum Required Output Pull-down	$V_{TT} - 0.603$	V	1)
V_{OTR}	Output Timing Measurement Reference Level	$0.5 \times V_{DDQ}$	V	

- 1) SSTL_18 test load for V_{OH} and V_{OL} is different from the referenced load. The SSTL_18 test load has a 20 Ohm series resistor additionally to the 25 Ohm termination resistor into V_{TT} . The SSTL_18 definition assumes that $\pm 335\text{ mV}$ must be developed across the effectively 25 Ohm termination resistor ($13.4\text{ mA} \times 25\text{ Ohm} = 335\text{ mV}$). With an additional series resistor of 20 Ohm this translates into a minimum requirement of 603 mV swing relative to V_{TT} , at the output device ($13.4\text{ mA} \times 45\text{ Ohm} = 603\text{ mV}$).


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 29
OCD Default Characteristics

Symbol	Description	Min.	Nominal	Max.	Unit	Notes
—	Output Impedance				Ω	1)2)
—	Pull-up / Pull down mismatch	0	—	4	Ω	1)2)3)
—	Output Impedance step size for OCD calibration	0	—	1.5	Ω	4)
S_{OUT}	Output Slew Rate	1.5	—	5.0	V / ns	1)5)6)7)8)

1) $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$; $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$

2) Impedance measurement condition for output source dc current: $V_{DDQ} = 1.7 \text{ V}$, $V_{OUT} = 1420 \text{ mV}$; $(V_{OUT} - V_{DDQ}) / I_{OH}$ must be less than 23.4 ohms for values of V_{OUT} between V_{DDQ} and $V_{DDQ} - 280 \text{ mV}$. Impedance measurement condition for output sink dc current: $V_{DDQ} = 1.7 \text{ V}$; $V_{OUT} = -280 \text{ mV}$; V_{OUT} / I_{OL} must be less than 23.4 Ohms for values of V_{OUT} between 0 V and 280 mV.

3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.

4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is $18 \pm 0.75 \text{ Ohms}$ under nominal conditions.

5) Slew Rates $V_{IL(ac)}$ to $V_{IH(ac)}$.

6) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.

7) Timing skew due to DRAM output Slew Rate mis-match between DQS / $\overline{\text{DQS}}$ and associated DQ's is included in t_{DQSQ} and t_{QHS} specification.

8) DRAM output Slew Rate specification applies to 400, 533 and 667 MT/s speed bins.

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

5.5 Input / Output Capacitance

This chapter contains the Input / Output Capacitance.

TABLE 30
Input / Output Capacitance

Symbol	Parameter	DDR2-800		DDR2-667		DDR2-533		DDR2-400		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CCK	Input capacitance, CK and $\overline{\text{CK}}$	1.0	2.0	1.0	2.0	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and $\overline{\text{CK}}$	—	0.25	—	0.25	—	0.25	—	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	1.75	1.0	2.0	1.0	2.0	1.0	2.0	pF
CDI	Input capacitance delta, all other input-only pins	—	0.25	—	0.25	—	0.25	—	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, $\overline{\text{DQS}}$	2.5	3.5	2.5	3.5	2.5	4.0	2.5	4.0	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, $\overline{\text{DQS}}$	—	0.5	—	0.5	—	0.5	—	0.5	pF

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM


5.6 Overshoot and Undershoot Specification

This chapter contains Overshoot and Undershoot Specification.

TABLE 31
AC Overshoot / Undershoot Specification for Address and Control Pins

Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	0.9	V
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	0.9	V
Maximum overshoot area above V_{DD}	1.33	1.00	0.8	0.66	V-ns
Maximum undershoot area below V_{SS}	1.33	1.00	0.8	0.66	V-ns

FIGURE 6
AC Overshoot / Undershoot Diagram for Address and Control Pins



MPET0300




HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 32
AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins

Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	0.9	V
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	0.9	V
Maximum overshoot area above V_{DDQ}	0.38	0.28	0.23	0.23	V-ns
Maximum undershoot area below V_{SSQ}	0.38	0.28	0.23	0.23	V-ns

FIGURE 7
AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins



MPET0290



6 Currents Measurement Conditions

This chapter describes the Current Measurement, Specifications and Conditions.

TABLE 33
I_{DD} Measurement Conditions

Parameter	Symbol	Note
Operating Current - One bank Active - Precharge $t_{CK} = t_{CK(1DD)}$, $t_{RC} = t_{RC(1DD)}$, $t_{RAS} = t_{RAS.MIN(1DD)}$, CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.	I_{DD0}	1)2)3)4)5)6)
Operating Current - One bank Active - Read - Precharge $I_{OUT} = 0$ mA, BL = 4, $t_{CK} = t_{CK(1DD)}$, $t_{RC} = t_{RC(1DD)}$, $t_{RAS} = t_{RAS.MIN(1DD)}$, $t_{RCD} = t_{RCD(1DD)}$, AL = 0, CL = CL(1DD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.	I_{DD1}	1)2)3)4)5)6)
Precharge Power-Down Current All banks idle; CKE is LOW; $t_{CK} = t_{CK(1DD)}$; Other control and address inputs are stable; Data bus inputs are floating.	I_{DD2P}	1)2)3)4)5)6)
Precharge Standby Current All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK(1DD)}$; Other control and address inputs are switching, Data bus inputs are switching.	I_{DD2N}	1)2)3)4)5)6)
Precharge Quiet Standby Current All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK(1DD)}$; Other control and address inputs are stable, Data bus inputs are floating.	I_{DD2Q}	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(1DD)}$, CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to 0 (Fast Power-down Exit).	$I_{DD3P(0)}$	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(1DD)}$, CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	$I_{DD3P(1)}$	1)2)3)4)5)6)
Active Standby Current All banks open; $t_{CK} = t_{CK(1DD)}$, $t_{RAS} = t_{RAS.MAX(1DD)}$, $t_{RP} = t_{RP(1DD)}$; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD3N}	1)2)3)4)5)6)
Operating Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL(1DD); $t_{CK} = t_{CK(1DD)}$, $t_{RAS} = t_{RAS.MAX(1DD)}$, $t_{RP} = t_{RP(1DD)}$; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	I_{DD4R}	1)2)3)4)5)6)
Operating Current Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL(1DD); $t_{CK} = t_{CK(1DD)}$, $t_{RAS} = t_{RAS.MAX(1DD)}$, $t_{RP} = t_{RP(1DD)}$; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD4W}	1)2)3)4)5)6)
Burst Refresh Current $t_{CK} = t_{CK(1DD)}$, Refresh command every $t_{RFC} = t_{RFC(1DD)}$ interval, CKE is HIGH, $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5B}	1)2)3)4)5)6)
Distributed Refresh Current $t_{CK} = t_{CK(1DD)}$, Refresh command every $t_{REFI} = 7.8$ μ s interval, CKE is LOW and $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5D}	1)2)3)4)5)6)



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Parameter	Symbol	Note
Self-Refresh Current CKE ≤ 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	I_{DD6}	1)2)3)4)5)6)
Operating Bank Interleave Read Current 1. All banks interleaving reads, $I_{\text{OUT}} = 0$ mA; BL = 4, CL = CL _(IDD) , AL = t _{RCD(IDD)} - 1 $\times$ t _{CK(IDD)} ; t _{CK} = t _{CK(IDD)} , t _{RC} = t _{RC(IDD)} , t _{RRD} = t _{RRD(IDD)} ; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. 2. Timing pattern: see Detailed I_{DD7} timings shown below.	I_{DD7}	1)2)3)4)5)6)

- 1) $V_{\text{DDQ}} = 1.8 \text{ V} \pm 0.1 \text{ V}$; $V_{\text{DD}} = 1.8 \text{ V} \pm 0.1 \text{ V}$.
- 2) I_{DD} specifications are tested after the device is properly initialized.
- 3) I_{DD} parameter are specified with ODT disabled.
- 4) Data Bus consists of DQ, DM, DQS, $\overline{\text{DQS}}$, RDQS, $\overline{\text{RDQS}}$, LDQS, $\overline{\text{LDQS}}$, UDQS and $\overline{\text{UDQS}}$.
- 5) Definitions for I_{DD} , see **Table 34**.
- 6) Timing parameter minimum and maximum values for I_{DD} current measurements are defined in Chapter 7.

Detailed I_{DD7}

The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the specification. Legend: A = Active; RA = Read with Autoprecharge; D = Deselect.

I_{DD7} : Operating Current: All Bank Interleave Read operation

All banks are being interleaved at minimum t_{RC,IDD} without violating t_{RRD,IDD} using a burst length of 4. Control and address bus inputs are STABLE during DESELECTs. IOUT = 0 mA.

DDR2-400 3-3-3: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D
DDR2-533 4-4-4: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D D
DDR2-667 5-5-5: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D D
DDR2-667 4-4-4: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D
DDR2-800 6-6-6: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D D D D
DDR2-800 5-5-5: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D D D D

TABLE 34
Definition for I_{DD}

Parameter	Description
LOW	Defined as $V_{\text{IN}} \leq V_{\text{IL,AC,MAX}}$
HIGH	Defined as $V_{\text{IN}} \geq V_{\text{IH,AC,MIN}}$
STABLE	Defined as inputs are stable at a HIGH or LOW level
FLOATING	Defined as inputs are $V_{\text{REF}} = V_{\text{DDQ}} / 2$
SWITCHING	Defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 35
 I_{DD} Specification

Symbol	–25F	–2.5	–3	–3S	–3.7	–5	Unit	Note
	DDR2-800D	DDR2-800E	DDR2-667C	DDR2-667D	DDR2-533C	DDR2-400B		
	Max.	Max.	Max.	Max.	Max.	Max.		
I_{DD0}	80	75	65	62	55	50	mA	×4/×8/×16
I_{DD1}	90	85	75	71	60	55	mA	×4/×8/×16
I_{DD2P}	5.0	5.0	5.0	5.0	4.5	4.5	mA	
I_{DD2P} low power					2.0		mA	
I_{DD2N}	50	50	45	45	35	28	mA	
I_{DD2Q}	35	35	30	30	25	20	mA	
I_{DD3P_0} (fast)	22	22	19	19	16	13	mA	1)
I_{DD3P_1} (slow)	5.0	5.0	5.0	5.0	4.5	4.5	mA	2)
I_{DD3N}	50	50	45	45	35	30	mA	
I_{DD4R}	125	125	110	110	90	70	mA	×4/×8
I_{DD4R}	175	175	145	145	115	90	mA	×16
I_{DD4W}	135	135	115	115	95	75	mA	×4/×8
I_{DD4W}	190	190	160	160	130	105	mA	×16
I_{DD5B}	95	95	95	95	90	85	mA	
I_{DD5D}	6	6	6	6	6	6	mA	3)
I_{DD6}	4.5	4.5	4.5	4.5	4.5	4.5	mA	3)
I_{DD6} low power					2.0			
I_{DD7}	165	155	145	138	135	125	mA	×4/×8
I_{DD7}	180	170	165	157	150	140	mA	×16

1) MRS(12)=0

2) MRS(12)=1

3) $0^{\circ} \leq T_{CASE} \leq 85^{\circ}C$.



7 Timing Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

7.1 Speed Grade Definitions

TABLE 36
Speed Grade Definition

Speed Grade			DDR2-800D		DDR2-800E		Unit	Note
QAG Sort Name			-25F		-2.5			
CAS-RCD-RP latencies			5-5-5		6-6-6		t_{CK}	
Parameter		Symbol	Min.	Max.	Min.	Max.	—	
Clock Period	@ CL = 3	t_{CK}	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3.75	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	2.5	8	3	8	ns	1)2)3)4)
	@ CL = 6	t_{CK}	2.5	8	2.5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70k	45	70k	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	57.5	—	60	—	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	12.5	—	15	—	ns	1)2)3)4)
Row Precharge Time		t_{RP}	12.5	—	15	—	ns	1)2)3)4)



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 37
Speed Grade Definition

Speed Grade			DDR2-667C		DDR2-667D		DDR2-533C		DDR2-400B		Unit	Note
QAG Sort Name			-3		-3S		-3.7		-5			
CAS-RCD-RP latencies			4-4-4		5-5-5		4-4-4		3-3-3		t_{CK}	
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	—	
Clock Period	@ CL = 3	t_{CK}	5	8	5	8	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3	8	3.75	8	3.75	8	5	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3	8	3	8	3.75	8	5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70k	45	70k	45	70k	40	70k	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	57	—	60	—	60	—	55	—	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	12	—	15	—	15	—	15	—	ns	1)2)3)4)
Row Precharge Time		t_{RP}	12	—	15	—	15	—	15	—	ns	1)2)3)4)

- 1) Timings are guaranteed with $CK/\overline{CK}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) .
- 2) The $CK/\overline{CK}$ input reference level (for timing reference to $CK/\overline{CK}$) is the point at which CK and $\overline{CK}$ cross. The $DQS / \overline{DQS}$, $RDQS / \overline{RDQS}$, input reference level is the crosspoint when in differential strobe mode. .
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$
- 4) The output timing reference voltage level is V_{TT} .
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.



7.2 Component AC Timing Parameters

TABLE 38
DRAM Component Timing Parameter by Speed Grade - DDR2-800 and DDR2-667

Parameter	Symbol	DDR2-800		DDR2-667		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾
		Min.	Max.	Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	t_{AC}	−400	+400	−450	+450	ps	8)
CAS to CAS command delay	t_{CCD}	2	—	2	—	nCK	
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	0.48	0.52	$t_{CK.AVG}$	9)10)
Average clock period	$t_{CK.AVG}$	2500	8000	3000	8000	ps	
CKE minimum pulse width (high and low pulse width)	t_{CKE}	3	—	3	—	nCK	11)
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	0.48	0.52	$t_{CK.AVG}$	9)10)
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{nRP}	—	WR + t_{nRP}	—	nCK	12)13)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	ns	
DQ and DM input hold time	$t_{DH.BASE}$	125	—	175	—	ps	14)18)19)
DQ and DM input pulse width for each input	t_{DIPW}	0.35	—	0.35	—	$t_{CK.AVG}$	
DQS output access time from CK / $\overline{\text{CK}}$	t_{DQSCK}	−350	+350	−400	+400	ps	8)
DQS input high pulse width	t_{DQSH}	0.35	—	0.35	—	$t_{CK.AVG}$	
DQS input low pulse width	t_{DQSL}	0.35	—	0.35	—	$t_{CK.AVG}$	
DQS-DQ skew for DQS & associated DQ signals	t_{DQSQ}	—	200	—	240	ps	15)
DQS latching rising transition to associated clock edges	t_{DQSS}	− 0.25	+ 0.25	− 0.25	+ 0.25	$t_{CK.AVG}$	16)
DQ and DM input setup time	$t_{DS.BASE}$	50	—	100	—	ps	17)18)19)
DQS falling edge hold time from CK	t_{DSH}	0.2	—	0.2	—	$t_{CK.AVG}$	16)
DQS falling edge to CK setup time	t_{DSS}	0.2	—	0.2	—	$t_{CK.AVG}$	16)
CK half pulse width	t_{HP}	Min($t_{CH.ABS}$, $t_{CL.ABS}$)	—	Min($t_{CH.ABS}$, $t_{CL.ABS}$)	—	ps	20)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	t_{HZ}	—	$t_{AC.MAX}$	—	$t_{AC.MAX}$	ps	8)21)
Address and control input hold time	$t_{IH.BASE}$	250	—	275	—	ps	22)24)
Control & address input pulse width for each input	t_{IPW}	0.6	—	0.6	—	$t_{CK.AVG}$	
Address and control input setup time	$t_{IS.BASE}$	175	—	200	—	ps	23)24)
DQ low impedance time from CK/ $\overline{\text{CK}}$	$t_{LZ.DQ}$	2 × $t_{AC.MIN}$	$t_{AC.MAX}$	2 × $t_{AC.MIN}$	$t_{AC.MAX}$	ps	8)21)
DQS/DQS low-impedance time from CK / $\overline{\text{CK}}$	$t_{LZ.DQS}$	$t_{AC.MIN}$	$t_{AC.MAX}$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	8)21)
MRS command to ODT update delay	t_{MOD}	0	12	0	12	ns	34)


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Parameter	Symbol	DDR2–800		DDR2–667		Unit	Note ¹⁾²⁾³⁾ ₄₎₅₎₆₎₇₎
		Min.	Max.	Min.	Max.		
Mode register set command cycle time	t_{MRD}	2	—	2	—	nCK	
OCD drive mode output delay	t_{OIT}	0	12	0	12	ns	³⁴⁾
DQ/DQS output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	—	$t_{HP} - t_{QHS}$	—	ps	²⁵⁾
DQ hold skew factor	t_{QHS}	—	300	—	340	ps	²⁶⁾
Average periodic refresh Interval	t_{REFI}	—	7.8	—	7.8	μs	²⁷⁾²⁸⁾
		—	3.9	—	3.9	μs	²⁷⁾²⁹⁾
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	75	—	75	—	ns	³⁰⁾
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	$t_{CK,AVG}$	³¹⁾³²⁾
Read postamble	t_{RPST}	0.4	0.6	0.4	0.6	$t_{CK,AVG}$	³¹⁾³³⁾
Active to active command period for 1KB page size products	t_{RRD}	7.5	—	7.5	—	ns	³⁴⁾
Internal Read to Precharge command delay	t_{RTP}	7.5	—	7.5	—	ns	³⁴⁾
Write preamble	t_{WPRE}	0.35	—	0.35	—	$t_{CK,AVG}$	
Write postamble	t_{WPST}	0.4	0.6	0.4	0.6	$t_{CK,AVG}$	
Write recovery time	t_{WR}	15	—	15	—	ns	³⁴⁾
Internal write to read command delay	t_{WTR}	7.5	—	7.5	—	ns	³⁴⁾³⁵⁾
Exit power down to read command	t_{XARD}	2	—	2	—	nCK	
Exit active power-down mode to read command (slow exit, lower power)	t_{XARDS}	8 – AL	—	7 – AL	—	nCK	
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	—	2	—	nCK	
Exit self-refresh to a non-read command	t_{XSNR}	$t_{RFC} + 10$	—	$t_{RFC} + 10$	—	ns	³⁴⁾
Exit self-refresh to read command	t_{XSRD}	200	—	200	—	nCK	
Write command to DQS associated clock edges	WL	RL – 1		RL–1		nCK	

- $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$; $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$.
- Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- Timings are guaranteed with $\overline{CK}/\overline{CK}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the Reference Load for Timing Measurements.
- The $\overline{CK} / \overline{CK}$ input reference level (for timing reference to $\overline{CK} / \overline{CK}$) is the point at which $\overline{CK}$ and $\overline{CK}$ cross. The $\overline{DQS} / \overline{DQS}$, $\overline{RDQS} / \overline{RDQS}$, input reference level is the crosspoint when in differential strobe mode.
- Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $\overline{CKE} = 0.2 \times V_{DDQ}$ is recognized as low.
- The output timing reference voltage level is V_{TT} .
- New units, ' $t_{CK,AVG}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{CK,AVG}$ ' represents the actual $t_{CK,AVG}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' t_{CK} ' is used for both concepts. Example: $t_{XP} = 2$ [nCK] means; if Power Down exit is registered at T_m , an Active command may be registered at $T_m + 2$, even if $(T_m + 2 - T_m)$ is $2 \times t_{CK,AVG} + t_{ERR,2PER(Min)}$.

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{ERR(6-10PER)}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{ERR(6-10PER).MIN} = -272$ ps and $t_{ERR(6-10PER).MAX} = +293$ ps, then $t_{DQSK.MIN(DERATED)} = t_{DQSK.MIN} - t_{ERR(6-10PER).MAX} = -400$ ps $- 293$ ps $= -693$ ps and $t_{DQSK.MAX(DERATED)} = t_{DQSK.MAX} - t_{ERR(6-10PER).MIN} = 400$ ps $+ 272$ ps $= +672$ ps. Similarly, $t_{LZ.DQ}$ for DDR2-667 derates to $t_{LZ.DQ.MIN(DERATED)} = -900$ ps $- 293$ ps $= -1193$ ps and $t_{LZ.DQ.MAX(DERATED)} = 450$ ps $+ 272$ ps $= +722$ ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. These parameters and the ones in **Chapter 7.3** are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship as defined in **Chapter 7.3** between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations of **Chapter 7.3**).
- 11) $t_{CKE.MIN}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \times t_{CK} + t_{IH}$.
- 12) $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2-533 at $t_{CK} = 3.75$ ns with t_{WR} programmed to 4 clocks. $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns})$ clocks $= 4 + (4)$ clocks $= 8$ clocks.
- 13) $t_{DAL.NCK} = WR[nCK] + t_{NRP.NCK} = WR + RU\{t_{RP}[ps] / t_{CK.AVG}[ps]\}$, where WR is the value programmed in the EMR.
- 14) Input waveform timing t_{DH} with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{IH.DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{IL.DC}$ level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{IL.DC.MAX}$ and $V_{IH.DC.MIN}$. See **Figure 9**.
- 15) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / $\overline{DQS}$ and associated DQ in any given cycle.
- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS / $\overline{DQS}$) crossing to its respective clock signal (CK / $\overline{CK}$) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT.PER}$, $t_{JIT.CC}$, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 17) Input waveform timing t_{DS} with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{IH.AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{IL.AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{IH(DC).MAX}$ and $V_{IH(DC).MIN}$. See **Figure 9**.
- 18) If t_{DS} or t_{DH} is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / $\overline{DQS}$) crossing.
- 20) t_{HP} is the minimum of the absolute half period of the actual input clock. t_{HP} is an input parameter but not an input specification parameter. It is used in conjunction with t_{QHS} to derive the DRAM output timing t_{QH} . The value to be used for t_{QH} calculation is determined by the following equation; $t_{HP} = \text{MIN}(t_{CH.ABS}, t_{CL.ABS})$, where, $t_{CH.ABS}$ is the minimum of the actual instantaneous clock high time; $t_{CL.ABS}$ is the minimum of the actual instantaneous clock low time.
- 21) t_{HZ} and t_{LZ} transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving (t_{HZ}), or begins driving (t_{LZ}).
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{IL.DC}$ level for a rising signal and $V_{IH.DC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 23) Input waveform timing is referenced from the input signal crossing at the $V_{IH.AC}$ level for a rising signal and $V_{IL.AC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / $\overline{CK}$) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT.PER}$, $t_{JIT.CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25) $t_{QH} = t_{HP} - t_{QHS}$, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2-667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2-667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 26) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 27) The Auto-Refresh command interval has been reduced to 3.9 μ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 28) 0 °C $\leq T_{CASE} \leq 85$ °C.
- 29) 85 °C $< T_{CASE} \leq 95$ °C.

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

- 30) A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is $9 \times t_{REFI}$.
- 31) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}), or begins driving (t_{RPRE}). **Figure 8** shows a method to calculate these points when the device is no longer driving (t_{RPST}), or begins driving (t_{RPRE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT.PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{JIT.PER.MIN} = -72$ ps and $t_{JIT.PER.MAX} = +93$ ps, then $t_{RPRE.MIN(DERATED)} = t_{RPRE.MIN} + t_{JIT.PER.MIN} = 0.9 \times t_{CK.AVG} - 72$ ps = + 2178 ps and $t_{RPRE.MAX(DERATED)} = t_{RPRE.MAX} + t_{JIT.PER.MAX} = 1.1 \times t_{CK.AVG} + 93$ ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 33) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT.DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{JIT.DUTY.MIN} = -72$ ps and $t_{JIT.DUTY.MAX} = +93$ ps, then $t_{RPST.MIN(DERATED)} = t_{RPST.MIN} + t_{JIT.DUTY.MIN} = 0.4 \times t_{CK.AVG} - 72$ ps = + 928 ps and $t_{RPST.MAX(DERATED)} = t_{RPST.MAX} + t_{JIT.DUTY.MAX} = 0.6 \times t_{CK.AVG} + 93$ ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 34) For these parameters, the DDR2 SDRAM device is characterized and verified to support $t_{nPARAM} = RU\{t_{PARAM} / t_{CK.AVG}\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK.AVG}\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2-667 5-5-5, of which $t_{RP} = 15$ ns, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK.AVG}\} = 5$, i.e. as long as the input clock jitter specifications are met, Precharge command at T_m and Active command at $T_m + 5$ is valid even if $(T_m + 5 - T_m)$ is less than 15 ns due to input clock jitter.
- 35) t_{WTR} is at least two clocks ($2 \times t_{CK}$) independent of operation frequency.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 39
DRAM Component Timing Parameter by Speed Grade - DDR2-533 and DDR2-400

Parameter	Symbol	DDR2-533		DDR2-400		Unit	Notes ¹⁾²⁾ 3)4)5)6)
		Min.	Max.	Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	t_{AC}	−500	+500	−600	+600	ps	
CAS A to CAS B command period	t_{CCD}	2	—	2	—	t_{CK}	
CK, $\overline{\text{CK}}$ high-level width	t_{CH}	0.45	0.55	0.45	0.55	t_{CK}	
CKE minimum high and low pulse width	t_{CKE}	3	—	3	—	t_{CK}	
CK, $\overline{\text{CK}}$ low-level width	t_{CL}	0.45	0.55	0.45	0.55	t_{CK}	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	—	WR + t_{RP}	—	t_{CK}	7)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\text{IS}} + t_{\text{CK}} + t_{\text{IH}}$	—	$t_{\text{IS}} + t_{\text{CK}} + t_{\text{IH}}$	—	ns	8)
DQ and DM input hold time (differential data strobe)	$t_{\text{DH.BASE}}$	225	—	275	—	ps	9)
DQ and DM input hold time (single ended data strobe)	$t_{\text{DH1.BASE}}$	−25	—	25	—	ps	10)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	—	0.35	—	t_{CK}	
DQS output access time from CK / $\overline{\text{CK}}$	t_{DQSCK}	−450	+450	−500	+500	ps	
DQS input HIGH pulse width (write cycle)	t_{DQSH}	0.35	—	0.35	—	t_{CK}	
DQS input LOW pulse width (write cycle)	t_{DQSL}	0.35	—	0.35	—	t_{CK}	
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	—	300	—	350	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	− 0.25	+ 0.25	− 0.25	+ 0.25	t_{CK}	
DQ and DM input setup time (differential data strobe)	$t_{\text{DS.BASE}}$	100	—	150	—	ps	10)
DQ and DM input setup time (single ended data strobe)	$t_{\text{DS1.BASE}}$	−25	—	25	—	ps	10)
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	—	0.2	—	t_{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	—	0.2	—	t_{CK}	
Clock half period	t_{HP}	MIN. (t_{CL} , t_{CH})		MIN. (t_{CL} , t_{CH})			11)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	t_{HZ}	—	$t_{\text{AC.MAX}}$	—	$t_{\text{AC.MAX}}$	ps	12)
Address and control input hold time	$t_{\text{IH.BASE}}$	375	—	475	—	ps	10)


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Parameter	Symbol	DDR2–533		DDR2–400		Unit	Notes ¹⁾²⁾ 3)4)5)6)
		Min.	Max.	Min.	Max.		
Address and control input pulse width (each input)	t_{IPW}	0.6	—	0.6	—	t_{CK}	
Address and control input setup time	$t_{IS.BASE}$	250	—	350	—	ps	10)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	ps	13)
DQS low-impedance from CK / CK	$t_{LZ(DQS)}$	$t_{AC.MIN}$	$t_{AC.MAX}$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	13)
MRS command to ODT update delay	t_{MOD}	0	12	0	12	ns	
Mode register set command cycle time	t_{MRD}	2	—	2	—	t_{CK}	
OCD drive mode output delay	t_{OIT}	0	12	0	12	ns	
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	—	$t_{HP} - t_{QHS}$	—		
Data hold skew factor	t_{QHS}	—	400	—	450	ps	
Average periodic refresh Interval	t_{REFI}	—	7.8	—	7.8	μs	13)14)
Average periodic refresh Interval	t_{REFI}	—	3.9	—	3.9	μs	15)17)
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	75	—	75	—	ns	16)
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	t_{CK}	13)
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	t_{CK}	13)
Active bank A to Active bank B command period for 1 KB page size	t_{RRD}	7.5	—	7.5	—	ns	13)17)
Internal Read to Precharge command delay	t_{RTP}	7.5	—	7.5	—	ns	
Write preamble	t_{WPRE}	0.25	—	0.25	—	t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	t_{CK}	18)
Write recovery time for write without Auto-Precharge	t_{WR}	15	—	15	—	ns	
Internal Write to Read command delay	t_{WTR}	7.5	—	10	—	ns	19)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	—	2	—	t_{CK}	20)
Exit active power-down mode to Read command (slow exit, lower power)	t_{XARDS}	6 – AL	—	6 – AL	—	t_{CK}	20)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	—	2	—	t_{CK}	
Exit Self-Refresh to non-Read command	t_{XSNR}	$t_{RFC} + 10$	—	$t_{RFC} + 10$	—	ns	

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM


Parameter	Symbol	DDR2-533		DDR2-400		Unit	Notes ¹⁾²⁾ 3)4)5)6)
		Min.	Max.	Min.	Max.		
Exit Self-Refresh to Read command	t_{XSRD}	200	—	200	—	t_{CK}	
Write recovery time for write with Auto-Precharge	WR	$t_{\text{WR}}/t_{\text{CK}}$		$t_{\text{WR}}/t_{\text{CK}}$		t_{CK}	21)

- 1) $V_{\text{DDQ}} = 1.8 \text{ V} \pm 0.1 \text{ V}$; $V_{\text{DD}} = 1.8 \text{ V} \pm 0.1 \text{ V}$.
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with $\text{CK}/\overline{\text{CK}}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. . Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the Reference Load for Timing Measurements .
- 4) The $\text{CK} / \overline{\text{CK}}$ input reference level (for timing reference to $\text{CK} / \overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross. The $\text{DQS} / \overline{\text{DQS}}$, $\text{RDQS} / \overline{\text{RDQS}}$, input reference level is the crosspoint when in differential strobe mode. .
- 5) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $\text{CKE} = 0.2 \times V_{\text{DDQ}}$ is recognized as low.
- 6) The output timing reference voltage level is V_{TT} .
- 7) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 9) For timing definition, refer to the Component data sheet.
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between $\text{DQS} / \overline{\text{DQS}}$ and associated DQ in any given cycle.
- 11) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).
- 12) The t_{HZ} , t_{RPST} and t_{LZ} , t_{RPRE} parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (t_{HZ} , t_{RPST}), or begins driving (t_{LZ} , t_{RPRE}). t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) $0^\circ\text{C} \leq T_{\text{CASE}} \leq 85^\circ\text{C}$.
- 15) $85^\circ\text{C} < T_{\text{CASE}} \leq 95^\circ\text{C}$.
- 16) A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is $9 \times t_{\text{REFI}}$.
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization.
- 18) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies $\leq 200 \text{ MHz}$.
- 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 = "1") a slow power-down exit timing t_{XARDS} has to be satisfied.
- 21) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $\text{WR}_{\text{MIN}}[\text{cycles}] = t_{\text{WR}}(\text{ns})/t_{\text{CK}}(\text{ns})$ rounded up to the next integer value. $t_{\text{DAL}} = \text{WR} + (t_{\text{RP}}/t_{\text{CK}})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.



FIGURE 8


Method for Calculating Transitions and Endpoint



MPET0410

FIGURE 9


Differential Input Waveform Timing - t_{DS} and t_{DH}



MPET0331



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 10**Differential Input Waveform Timing - t_{IS} and t_{IH}** 

MPET0220



7.3 Jitter Definition and Clock Jitter Specification

Generally, jitter is defined as “the short-term variation of a signal with respect to its ideal position in time”. The following table provides an overview of the terminology.

TABLE 40
Average Clock and Jitter Symbols and Definition

Symbol	Parameter	Description	Units
$t_{CK.AVG}$	Average clock period	$t_{CK.AVG}$ is calculated as the average clock period within any consecutive 200-cycle window: $t_{CK.AVG} = \frac{1}{N} \cdot \left(\sum_{j=1}^N t_{CKj} \right)$ $N = 200$	ps
$t_{JIT.PER}$	Clock-period jitter	$t_{JIT.PER}$ is defined as the largest deviation of any single t_{CK} from $t_{CK.AVG}$: $t_{JIT.PER} = \text{Min/Max of } \{t_{CKi} - t_{CK.AVG}\}$ where $i = 1$ to 200 $t_{JIT.PER}$ defines the single-period jitter when the DLL is already locked. $t_{JIT.PER}$ is not guaranteed through final production testing.	ps
$t_{JIT}(PER, LCK)$	Clock-period jitter during DLL-locking period	$t_{JIT}(PER, LCK)$ uses the same definition as $t_{JIT.PER}$, during the DLL-locking period only. $t_{JIT}(PER, LCK)$ is not guaranteed through final production testing.	ps
$t_{JIT.CC}$	Cycle-to-cycle clock period jitter	$t_{JIT.CC}$ is defined as the absolute difference in clock period between two consecutive clock cycles: $t_{JIT.CC} = \text{Max of } \text{ABS}\{t_{CKi+1} - t_{CKi}\}$ $t_{JIT.CC}$ defines the cycle - to - cycle jitter when the DLL is already locked. $t_{JIT.CC}$ is not guaranteed through final production testing.	ps
$t_{JIT}(CC, LCK)$	Cycle-to-cycle clock period jitter during DLL-locking period	$t_{JIT}(CC, LCK)$ uses the same definition as $t_{JIT.CC}$ during the DLL-locking period only. $t_{JIT}(CC, LCK)$ is not guaranteed through final production testing.	ps
$t_{ERR.2PER}$	Cumulative error across 2 cycles	$t_{ERR.2PER}$ is defined as the cumulative error across 2 consecutive cycles from $t_{CK.AVG}$: $t_{ERR(2per)} = \left(\sum_{j=i}^{i+n-1} t_{CKj} \right) - n \times t_{CK(avg)}$ $n = 2$ for $t_{ERR(2per)}$ where $i = 1$ to 200	ps


HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Symbol	Parameter	Description	Units
$t_{ERR.nPER}$	Cumulative error across n cycles	$t_{ERR.2PER}$ is defined as the cumulative error across n consecutive cycles from $t_{CK.AVG}$: $t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CKj} \right) - n \times t_{CK(avg)}$ where, i = 1 to 200 and n = 3 for $t_{ERR.3PER}$ n = 4 for $t_{ERR.4PER}$ n = 5 for $t_{ERR.5PER}$ $6 \leq n \leq 10$ for $t_{ERR.6-10PER}$ $11 \leq n \leq 50$ for $t_{ERR.11-50PER}$	ps
$t_{CH.AVG}$	Average high-pulse width	$t_{CH.AVG}$ is defined as the average high-pulse width, as calculated across any consecutive 200 high pulses: $t_{CH(avg)} = \frac{1}{(N \times t_{CK(avg)})} \cdot \left(\sum_{j=1}^N t_{CHj} \right)$ N = 200	$t_{CK.AVG}$
$t_{CL.AVG}$	Average low-pulse width	$t_{CL.AVG}$ is defined as the average low-pulse width, as calculated across any consecutive 200 low pulses: $t_{CL(avg)} = \frac{1}{(N \times t_{CK(avg)})} \cdot \left(\sum_{j=1}^N t_{CLj} \right)$ N = 200	$t_{CK.AVG}$
$t_{JIT.DUTY}$	Duty-cycle jitter	$t_{JIT.DUTY} = \text{Min/Max of } \{t_{JIT.CH}, t_{JIT.CL}\}$, where: $t_{JIT.CH}$ is the largest deviation of any single t_{CH} from $t_{CH.AVG}$ $t_{JIT.CL}$ is the largest deviation of any single t_{CL} from $t_{CL.AVG}$ $t_{JIT.CH} = \{t_{CHi} - t_{CH.AVG} \times t_{CK.AVG}\}$ where i=1 to 200 $t_{JIT.CL} = \{t_{CLi} - t_{CL.AVG} \times t_{CK.AVG}\}$ where i=1 to 200	ps

The following parameters are specified per their average values however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds all the time.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

TABLE 41
Absolute Jitter Value Definitions

Symbol	Parameter	Min.	Max.	Unit
$t_{CK.ABS}$	Clock period	$t_{CK.AVG(Min)} + t_{JIT.PER(Min)}$	$t_{CK.AVG(Max)} + t_{JIT.PER(Max)}$	ps
$t_{CH.ABS}$	Clock high-pulse width	$t_{CH.AVG(Min)} \times t_{CK.AVG(Min)} + t_{JIT.DUTY(Min)}$	$t_{CH.AVG(Max)} \times t_{CK.AVG(Max)} + t_{JIT.DUTY(Max)}$	ps
$t_{CL.ABS}$	Clock low-pulse width	$t_{CL.AVG(Min)} \times t_{CK.AVG(Min)} + t_{JIT.DUTY(Min)}$	$t_{CL.AVG(Max)} \times t_{CK.AVG(Max)} + t_{JIT.DUTY(Max)}$	ps

Example: for DDR2-667, $t_{CH.ABS,MIN} = (0.48 \times 3000ps) - 125 \text{ ps} = 1315 \text{ ps} = 0.438 \times 3000 \text{ ps}$.

Table 42 shows clock-jitter specifications.

TABLE 42
Clock-Jitter Specifications for -667, -800

Symbol	Parameter	DDR2 -667		DDR2 -800		Unit
		Min.	Max.	Min.	Max.	
$t_{CK.AVG}$	Average clock period nominal w/o jitter	3000	8000	2500	8000	ps
$t_{JIT.PER}$	Clock-period jitter	-125	+125	-100	+100	ps
$t_{JIT(PEL,LCK)}$	Clock-period jitter during DLL locking period	-100	+100	-80	+80	ps
$t_{JIT.CC}$	Cycle-to-cycle clock-period jitter	-250	+250	-200	+200	ps
$t_{JIT(CC,LCK)}$	Cycle-to-cycle clock-period jitter during DLL-locking period	-200	+200	-160	+160	ps
$t_{ERR.2PER}$	Cumulative error across 2 cycles	-175	+175	-150	+150	ps
$t_{ERR.3PER}$	Cumulative error across 3 cycles	-225	+225	-175	+175	ps
$t_{ERR.4PER}$	Cumulative error across 4 cycles	-250	+250	-200	+200	ps
$t_{ERR.5PER}$	Cumulative error across 5 cycles	-250	+250	-200	+200	ps
$t_{ERR(6-10PER)}$	Cumulative error across n cycles with n = 6 .. 10, inclusive	-350	+350	-300	+300	ps
$t_{ERR(11-50PER)}$	Cumulative error across n cycles with n = 11 .. 50, inclusive	-450	+450	-450	+450	ps
$t_{CH.AVG}$	Average high-pulse width	0.48	0.52	0.48	0.52	$t_{CK.AVG}$
$t_{CL.AVG}$	Average low-pulse width	0.48	0.52	0.48	0.52	$t_{CK.AVG}$
$t_{JIT.DUTY}$	Duty-cycle jitter	-125	+125	-100	+100	ps



7.4 ODT AC Electrical Characteristics

This chapter describes the ODT AC electrical characteristics.

TABLE 43
ODT AC Characteristics and Operating Conditions for DDR2-667 , DDR2-800

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
t_{AOND}	ODT turn-on delay	2	2	n_{CK}	1)
t_{AON}	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 0.7 \text{ ns}$	ns	1)2)
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	1)
t_{AOFD}	ODT turn-off delay	2.5	2.5	n_{CK}	1)
t_{AOF}	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	1)3)
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	1)
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	—	n_{CK}	1)
t_{AXPD}	ODT Power Down Exit Latency	8	—	n_{CK}	1)

- 1) New units, " $t_{CK.AVG}$ " and " n_{CK} ", are introduced in DDR2-667 and DDR2-800 Unit " $t_{CK.AVG}$ " represents the actual $t_{CK.AVG}$ of the input clock under operation. Unit " n_{CK} " represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, " t_{CK} " is used for both concepts. Example: $t_{XP} = 2 [n_{CK}]$ means; if Power Down exit is registered at T_m , an Active command may be registered at $T_m + 2$, even if $(T_m + 2 - T_m)$ is $2 \times t_{CK.AVG} + t_{ERR.2PER(Min)}$.
- 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} , which is interpreted differently per speed bin. For DDR2-667/800 t_{AOND} is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- 3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} , which is interpreted differently per speed bin. For DDR2-667/800, if $t_{CK(avg)} = 3 \text{ ns}$ is assumed, t_{AOFD} is 1.5 ns (= $0.5 \times 3 \text{ ns}$) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.



TABLE 44
ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
t_{AOND}	ODT turn-on delay	2	2	t_{CK}	
t_{AON}	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 1 \text{ ns}$	ns	1)
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	
t_{AOFD}	ODT turn-off delay	2.5	2.5	t_{CK}	
t_{AOF}	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	2)
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	—	t_{CK}	
t_{AXPD}	ODT Power Down Exit Latency	8	—	t_{CK}	

- 1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} , which is interpreted differently per speed bin. For DDR2-400/533, t_{AOND} is 10 ns (= 2 x 5 ns) after the clock edge that registered a first ODT HIGH if $t_{CK} = 5 \text{ ns}$.
- 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} . Both are measured from t_{AOFD} , which is interpreted differently per speed bin. For DDR2-400/533, t_{AOFD} is 12.5 ns (= 2.5 x 5 ns) after the clock edge that registered a first ODT HIGH if $t_{CK} = 5 \text{ ns}$.



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM


8 Package Outline

This chapter contains the package dimension figures.

Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances ± 0.15


FIGURE 11
Package Outline P-TFBGA-60





HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 12
Package Outline P-TFBGA-84




- 1) Dummy pads without ball ■
- 2) Middle of packages edges
- 3) Package orientation mark A1

FPO_P_TFBGA__084-003



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

FIGURE 13
Package Outline PG-TFBGA-84



- 1) Dummy pads without ball ■
- 2) Middle of packages edges
- 3) Package orientation mark A1

FPO_PG-TFBGA__084-003



HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

9 Product Nomenclature

For reference the Qimonda SDRAM component nomenclature is enclosed in this chapter.

TABLE 45
Examples for Nomenclature Fields

Example for	Field Number									
	1	2	3	4	5	6	7	8	9	10
DDR2 DRAM	HYB	18	T	256	16	0	A	C		-3.7

TABLE 46
DDR2 Memory Components

Field	Description	Values	Coding
1	Qimonda Component Prefix	HYB	Memory components
		HYI	Memory components, industrial temperature range (-40°C – +85 °C)
2	Interface Voltage [V]	18	SSTL_18, + 1.8 V (± 0.1 V)
		15	SSTL_15, + 1.5 V (± 0.1 V)
3	DRAM Technology	T	DDR2
4	Component Density [Mbit]	32	32 Mbit
		64	64 Mbit
		128	128 Mbit
		256	256 Mbit
		512	512 Mbit
		1G	1 Gbit
		2G	2 Gbit
		4G	4 Gbit
5	Number of I/Os	40	× 4
		80	× 8
		16	× 16
		32	× 32
6	Product Variations	0 .. 9	look up table
7	Die Revision	A (0...9)	First
		B (0...9)	Second
		C (0...9)	Third
8	Package, Lead-Free Status	C	FBGA, lead-containing
		F	FBGA, lead-free
9	Power	–	Standard power product
		L	Low power product

HY[B/I]18T256[40/80/16]0A[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM

Field	Description	Values	Coding
10	Speed Grade	–19F	DDR2–1066 6–6–6
		–1.9	DDR2–1066 7–7–7
		–25F	DDR2–800 5–5–5
		–2.5	DDR2–800 6–6–6
		–3	DDR2–667 4–4–4
		–3S	DDR2–667 5–5–5
		–3.7	DDR2–533 4–4–4
		–5	DDR2–400 3–3–3



List of Illustrations

Figure 1	Chip Configuration for ×4 components, TFBGA-60 (top view)	11
Figure 2	Chip Configuration for ×8 components, TFBGA-60 (top view)	12
Figure 3	Configuration for ×16 components, TFBGA-84 (top view)	16
Figure 4	Single-ended AC Input Test Conditions Diagram	30
Figure 5	Differential DC and AC Input and Output Logic Levels Diagram	30
Figure 6	AC Overshoot / Undershoot Diagram for Address and Control Pins	34
Figure 7	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	35
Figure 8	Method for Calculating Transitions and Endpoint	48
Figure 9	Differential Input Waveform Timing - t_{DS} and t_{DH}	48
Figure 10	Differential Input Waveform Timing - t_{IS} and t_{IH}	49
Figure 11	Package Outline P-TFBGA-60	55
Figure 12	Package Outline P-TFBGA-84	56
Figure 13	Package Outline PG-TFBGA-84	57



List of Tables

Table 1	Performance Table	4
Table 2	Ordering Information for RoHS Compliant Products	5
Table 3	Ordering Information for non RoHS Compliant Products	6
Table 4	Configuration	8
Table 5	Abbreviations for Ball Type	10
Table 6	Abbreviations for Buffer Type	10
Table 7	Configuration	13
Table 8	Abbreviations for Ball Type	15
Table 9	Abbreviations for Buffer Type	15
Table 10	256 Mb DDR2 Addressing	17
Table 11	Mode Register Definition, BA _{2:0} = 000 _B	18
Table 12	Extended Mode Register Definition, BA _{2:0} = 001 _B	20
Table 13	EMR(2) Programming Extended Mode Register Definition, BA _{2:0} =010 _B	22
Table 14	EMR(3) Programming Extended Mode Register Definition, BA _{2:0} =011 _B	23
Table 15	Burst Length and Sequence	24
Table 16	Command Truth Table	25
Table 17	Clock Enable (CKE) Truth Table for Synchronous Transitions	26
Table 18	Data Mask (DM) Truth Table	26
Table 19	Absolute Maximum Ratings	27
Table 20	DRAM Component Operating Temperature Range	27
Table 21	Recommended DC Operating Conditions (SSTL_18)	28
Table 22	ODT DC Electrical Characteristics	28
Table 23	Input and Output Leakage Currents	28
Table 24	DC & AC Logic Input Levels	29
Table 25	Single-ended AC Input Test Conditions	29
Table 26	Differential DC and AC Input and Output Logic Levels	30
Table 27	SSTL_18 Output DC Current Drive	31
Table 28	SSTL_18 Output AC Test Conditions	31
Table 29	OCD Default Characteristics	32
Table 30	Input / Output Capacitance	33
Table 31	AC Overshoot / Undershoot Specification for Address and Control Pins	34
Table 32	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	35
Table 33	I _{DD} Measurement Conditions	36
Table 34	Definition for I _{DD}	37
Table 35	I _{DD} Specification	38
Table 36	Speed Grade Definition	39
Table 37	Speed Grade Definition	40
Table 38	DRAM Component Timing Parameter by Speed Grade - DDR2-800 and DDR2-667	41
Table 39	DRAM Component Timing Parameter by Speed Grade - DDR2-533 and DDR2-400	45
Table 40	Average Clock and Jitter Symbols and Definition	50
Table 41	Absolute Jitter Value Definitions	52
Table 42	Clock-Jitter Specifications for -667, -800	52
Table 43	ODT AC Characteristics and Operating Conditions for DDR2-667 , DDR2-800	53
Table 44	ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400	54
Table 45	Examples for Nomenclature Fields	58
Table 46	DDR2 Memory Components	58



Contents

1	Overview	3
1.1	Features	3
1.2	Description	4
2	Configuration	8
2.1	Configuration for TFBGA-60	8
2.2	Configuration for TFBGA-84	13
2.3	Addressing	17
3	Functional Description	18
3.1	Mode Register Set (MRS)	18
3.2	Extended Mode Register EMR(1)	20
3.3	Extended Mode Register EMR(2)	22
3.4	Extended Mode Register EMR(3)	23
3.5	Burst Mode Operation	24
4	Truth Tables	25
5	Electrical Characteristics	27
5.1	Absolute Maximum Ratings	27
5.2	DC Characteristics	28
5.3	DC & AC Characteristics	29
5.4	Output Buffer Characteristics	31
5.5	Input / Output Capacitance	33
5.6	Overshoot and Undershoot Specification	34
6	Currents Measurement Conditions	36
7	Timing Characteristics	39
7.1	Speed Grade Definitions	39
7.2	Component AC Timing Parameters	41
7.3	Jitter Definition and Clock Jitter Specification	50
7.4	ODT AC Electrical Characteristics	53
8	Package Outline	55
9	Product Nomenclature	58

Edition 2007-12
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2007.
All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.