# Am7200-25/35/50/65/80

CMOS First-in First-out (FIFO) 256x9-Bit Buffer

Advanced Micro Devices

#### **DISTINCTIVE CHARACTERISTICS**

- · RAM based FIFO
- · 256x9 organization
- Cycle times of 35/45/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- · Low power consumption
  - 60 mA max, -35/50/65/80
  - 70 mA max, -25

- · Status flags full, half-full, empty
- · Retransmit capability
- · Expandable in both width and depth
- · Increased noise immunity for XI CMOS threshold
- Functional and pin compatible with industry standard devices


#### **GENERAL DESCRIPTION**

The Am7200 is a RAM-based CMOS FIFO that is 256 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz. Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.


High-density FIFOs such as the Am7200 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7200 useful in communication, image processing, mass storage, DSP, and printing systems.

#### **BLOCK DIAGRAM**



Publication # Rev. Amendment 10804 C /0 Issue Date: February 1989

## CONNECTION DIAGRAMS



Pin Designations: W = Write

R = Read

RS = Reset

FL/RT = First Load/Retransmit

D<sub>x</sub> = Data In  $\hat{\mathbf{Q}_{\mathbf{x}}} = \mathbf{Data} \ \mathbf{Out}$ 

XI = Expansion In

XO/HF = Expansion Out/Half-Full Flag

FF = Full Flag


EF = Empty Flag

V<sub>CC</sub> = Supply Voltage

GND = Ground

NC = No Connect

PLCC



Note: Pin 1 is marked for orientation.

#### ORDERING INFORMATION


#### Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:

- a. Part Number
- b. Performance
- c. Package Type
- d. Operating Conditions

NOTE: AMD has changed the part numbers on the high-density FIFOs. The following part numbers are equivalent devices with the same DC and AC electrical characteristics.

New P/N	Old P/N
Am7200	67C4500
Am7201	67C4501
Am7202	67C4502
Am7203	67C4503
Am7204	



J = Plastic Leaded Chip Carrier - PL 032

R = Plastic DIP (300 mil) - PD 3028

#### d. OPERATING CONDITIONS

C = Commercial (0°C to 70°C)

#### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage, Vcc	0.5 V to + 7.0 V
Input voltage	
Operating temperature	
Storage temperature	
Power dissipation	1.0 W
DC output current	

Stresses above those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# DC CHARACTERISTICS Commercial: V<sub>cc</sub> = 5 V ± 10%, T<sub>A</sub> = 0°C to + 70°C

Parameter Symbol	Parameter Description	t <sub>A</sub> =	200-25 25 ns Max.	t <sub>A</sub> = 3	200-35 35 ns Max.	t, = 5		t, =	200-65 65 ns Max.	t, = 8		Unit
Ļ <sub>L</sub>	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	-1	1	-1	1	μА
ho	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	-10	10	μА
V <sub>iH</sub>	Input High Voltage (all inputs except XI) (Note 3)	2.0		2.0	-	2.0	-	2.0	_	2.0	-	v
V <sub>IL</sub>	Input Low Voltage (all inputs except XI) (Note 3)	-	0.8	-	8.0	_	8.0	-	0.8	-	0.8	v
V <sub>IHXI</sub>	Input High Voltage, XI (Note 3)	3.5	-	3.5		3.5	_	3.5	_	3.5	_	٧
V <sub>ILXI</sub>	Input Low Voltage, XI (Note 3)	_	1.5	-	1.5	-	1.5	-	1.5	-	1.5	v
V <sub>OH</sub>	Output Logic "1" Voltage I <sub>OH</sub> = -2 mA	2.4	_	2.4	_	2.4		2.4	-	2.4	_	ν
V <sub>OL</sub>	Output Logic "0" voltage I <sub>OL</sub> = 8 mA	_	0.4	-	0.4	_	0.4	-	0.4	_	0.4	٧
l <sub>cc1</sub>	Average V <sub>cc</sub> Power Supply Current (Note 4)	-	70	_	60		60	-	60	-	60	mA
l <sub>CC2</sub>	Average Standby Current (R = W = RS = FL/RT = V <sub>IH</sub> ) (Note 4)	-	20	-	20	-	20	-	20	_	20	mA
l <sub>cc3</sub>	Power Down Current (all inputs = V <sub>cc</sub> -0.2 V) (Note 4)	_	5	_	5	_	5	-	5	-	5	mA

- Notes:
  1. Measurements with GND ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
  2. R ≥ V<sub>IN</sub>, GND ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>.
  3. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.
  - 4. I<sub>cc</sub> measurements are made with outputs open.

AC CHARACTERISTICS  $V_{cc}$  = 5 V  $\pm$  10%,  $T_{A}$  = 0°C to + 70°C

Parameter Symbol	Parameter Description	Figures		200-25 Max.		200-35 Max.	Am720 Min.			200-65 <b>Ma</b> x.		200-80 Max.	Unit
Write and	Flag Timing		•										
₩c	Write Cycle Time	3	35	•	45		65		80		100		ns
twpw .	Write Pulse Width	3	25		35		50		65		80		пѕ
₩ <sub>R</sub>	Write Recovery Time	3	10		10		15		15		20		ns
<b>l</b> os	Data Setup Time	3,9	15		18		30		30		40		ns
Ън	Data Hold Time	3,9	0		0		5		10		10		กร
WFF	Write LOW to Full Flag LOW	6,9		25		30		45		60		60	ns
Ų <sub>mF</sub>	Write LOW to Half-Full Flag LOW	5		35		45		65		80		100	ns
₩ <sub>EF</sub>	Write HIGH to Empty Flag HIGH	4,8		25		30		45		60		60	ns
t <sub>w.z</sub>	Write pulse HIGH to data bus at LOW Z (Note 1)	8	5		10		15		15		20		ns
Read and	Flag Timing												
t <sub>RC</sub>	Read Cycle Time	3	35		45		65		80		100		ns
t <sub>A</sub>	Access Time	3,4,8,9		25		35		50		65		80	ns
t <sub>RR</sub>	Read Recovery Time	3	10		10		15		15		20		ns
t <sub>RPW</sub>	Read Pulse Width	3	25		35		50		65		80		ns
t <sub>ALZ</sub>	Read pulse LOW to data bus at LOW Z (Note 1)	3	5		5		10		10		10		ns
t <sub>ov</sub>	Data Valid from read pulse HIGH	3	5		5		5		5		5		ns
t <sub>RHZ</sub>	Read pulse HIGH to data bus at HIGH Z (Note 1)	3		18		20		30		30		30	ns
t <sub>RFF</sub>	Read HIGH to Full Flag HIGH	6,9		25		30		45		60		60	ns
t <sub>ritte</sub>	Read HIGH to Half Full-Flag HIGH	5		35		45		65		80		100	ns
t <sub>REF</sub>	Read LOW to Empty Flag LOW	4,8		25		30		45		60		60	กร
Reset Tim	ing												
t <sub>RSC</sub>	Reset Cycle Time	2	35		45		65		80		100		ns
t <sub>RS</sub>	Reset Pulse Width	2	25		35		50		65		80		ns
t <sub>ass</sub>	Reset Setup Time	2	25		35		50		65		80		ns
t <sub>asa</sub>	Reset Recovery Time	2	10		10		15		15		20		ns
t <sub>EFL</sub>	Reset to Empty Flag LOW	2		35		45		65		80		100	ns
t <sub>HFH</sub>	Reset to Half-Full Flag High	2		35		45		65		80		100	ns
ţ <sub>efh</sub>	Reset to Full Flag HIGH	2	Ī	35		45		65		80		100	ns
Retransm	it Timing												
t <sub>erc</sub>	Retransmit Cycle Time	7	35		45		65		80		100		ns
t <sub>er</sub>	Retransmit Pulse Width	7	25		35	·	50		65		80		ns
t <sub>erre</sub>	Retransmit Recovery Time	7	10		10		15		15		20		ns

Note: 1. Characterized parameters.

#### **FUNCTIONAL DESCRIPTION**

The Am7200 CMOS FIFO is designed around a 256x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 255. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.

Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7200. The write, read, data-in and data-out lines of the Am7200 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisy-chained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between XO and XI.

# **OPERATIONAL DESCRIPTION**

#### Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of  $\overline{XI}$  and  $\overline{FL}$  are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read  $(\overline{R})$  and Write  $(\overline{W})$  signals must be HIGH  $t_{RSS}$  prior to and  $t_{RSR}$  after the rising edge of Reset  $(\overline{RS})$ . The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag  $(\overline{EF})$  being LOW, active, and both the Half-Full  $(\overline{HF})$  and Full Flag  $(\overline{FF})$  being HIGH, inactive.




Figure 2. Reset Timing

#### Writing Data To The FIFO

The HIGH state of the Full Flag ( $\overline{FF}$ ) indicates that the FIFO is capable of accepting data. The falling edge of Write ( $\overline{W}$ ) initiates a write cycle. (See Figure 3.) Data appearing at inputs D0-D8  $t_{DS}$  prior to and  $t_{DH}$  after the rising edge of  $\overline{W}$  will be stored sequentially in the FIFO.

The LOW- to-HIGH transition of the Empty Flag ( $\overline{EF}$ ) occurs  $t_{wef}$  after the rising edge of  $\overline{W}$  during the first  $\underline{w}$ rite cycle on an empty FIFO. (See Figure  $\underline{4}$ .) The Half-Full Flag / $\overline{HF}$ ) will go LOW  $t_{whf}$  after the falling edge of  $\overline{W}$  during the write operation which creates the half-full condition. (See Figure 5.)  $\overline{HF}$  will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 128 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag ( $\overline{FF}$ ) goes LOW  $t_{wef}$  after the falling edge of  $\overline{W}$  during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 256 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

#### Reading Data From The FIFO

The HIGH state of the Empty Flag ( $\overline{EF}$ ) indicates that the FIFO is ready to output data. The falling edge of Read ( $\overline{R}$ ) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8  $t_A$  after the falling edge of  $\overline{R}$ , and remains until  $t_{DV}$  after the rising edge of  $\overline{R}$ . Q0-Q8 return to a high-impedance state when a valid read is not in progress.

The Full Flag ( $\overline{FF}$ ) will go HIGH  $t_{\rm RFF}$  after the rising edge of  $\overline{R}$  during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag ( $\overline{HF}$ ) will go HIGH  $t_{\rm RHF}$  after the rising edge of  $\overline{R}$  during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 127 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of  $\overline{EF}$  occurs  $t_{\rm REF}$  after the falling edge of  $\overline{R}$  during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

#### Half-Full Flag

The Half-Full ( $\overline{\text{HF}}$ ) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 128 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains128 words, and Read and Write pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

 $\overline{HF}$  will always settle to the correct state after the appropriate delay,  $t_{wHF}$  or  $t_{RHF}$ . This property of the Half-Full Flag is clearly a function of the dynamic relation between  $\overline{W}$  and  $\overline{R}$ . Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

# RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

		Input		Internal		Outputs	1	
Mode	RS	FL/RT	ΧI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	х	0	Location zero	Location zero	0	1	1
Retransmit	1	0	0	Location zero	Unchanged	X (Note 1)	X (Note 1)	X (Note 1)
Read/Write	1	1	0	Increment (Note 2)	Increment (Note 2)	×	х	х

Notes: 1. Flags will change to show correct state according to write pointer.

2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 1.

### RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

• •	Input			internal	Outputs		
Mode	ĀS	FL/RT	ΧÏ	Read Pointer	Write Pointer	ĒF	FF
Reset-first device	0	0	X0 (Note 1)	Location zero	Location zero	0	1
Reset all other devices	0	1	X0 (Note 1)	Location zero	Location zero	0	1
Read/Write	1	X (Note 2)	X0 (Note 1)	Increment (Note 3)	Increment (Note 3)	x	х

Notes: 1.  $\overline{XI}$  is connected to  $\overline{XO}$  of previous device. See Figure 12.

2. Same as during Reset Cycle.

3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.




Figure 3. Asynchronous Write and Read Timing





Figure 4. Empty Flag Timing



Note: Depending on the precise phase of  $\overline{W}$  and  $\overline{R}$ , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when  $\overline{W}$  and  $\overline{R}$  are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing




Figure 6. Full Flag Timing

#### Retranemit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 256 or less writes between reset cycles.

The  $\overline{FL/RT}$  is used as the Retransmit  $(\overline{RT})$  input in Single-Device Mode.  $\overline{RT}$ , an active LOW-going pulse of at least  $t_{nT}$  in duration, returns the internal read pointer to address zero and leaves the write pointer unaffected.  $\overline{W}$  and  $\overline{R}$  must both be HIGH during the retransmit cycle. The first write or read cycle should not start until  $t_{RTR}$  after the rising edge of  $\overline{RT}$ . The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO  $t_{RTR}$  after the falling edge of  $\overline{RT}$ . (See Figure 7 and Table 1).

#### Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (XI) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7200 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag.

These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time  $(t_{\text{WEF}},\,t_{\text{WHF}},\,t_{\text{WFF}},\,t_{\text{REF}},\,t_{\text{RHF}},\,$  and  $t_{\text{WEF}})$  for each flag has elapsed.


#### Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out  $(\overline{XO})$  of one device must be connected to Expansion In  $(\overline{XI})$  of the next device, with  $\overline{XO}$  of the last device being connected to  $\overline{XI}$  of the first device. The device that is to receive data first has its First Load  $(\overline{FL})$  input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using  $\overline{XO}$  and  $\overline{XI}$ . A LOW-going pulse on  $\overline{XO}$  occurs when the last physical location of an active device, address 255, is written to, and another LOW-going pulse occurs when the last physical location of an active device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

#### **Compound Expansion**

FIFOs of greater width and depth than the Am7200 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)



Note: EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at terms.

Figure 7. Retransmit Timing




Figure 8. Read Data Flow-Through Mode





Figure 9. Write Data Flow-Through Mode






Figure 10. Single FIFO Configuration

Figure 11. Width-Expansion to Form a 256x18 FiFO




Figure 12. Depth-Expansion to Form a 768x9 FIFO




Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques





Figure 14. Bidirectional FIFO Mode

# **AC TEST CONDITIONS**

input puise levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



<sup>\*</sup> Includes jig and scope capacitances.

Figure 15. A.C. Test Load

# CAPACITANCE (T<sub>A</sub> = + 25°C, f = 1.0 MHz)

Symbol	Parameter (Note 1)	Conditions	Тур.	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V	5	рF
C <sub>out</sub>	Output capacitance	V <sub>OUT</sub> = 0 V	7	рF

Note: 1. For reference only.