## PCD332XC family

#### GENERAL DESCRIPTION

The PCD332XC family comprises seven CMOS pulse dialler circuits with redial. Each circuit converts 3 x 4 matrix keyboard entries into correctly-timed line current interruptions. For redial, the last-dialled number (up to 23 digits) is stored in an on-chip RAM. A RAM overflow is handled by inhibiting the redial but manual dialling of more than 23 digits still can be made. The circuits include a delayed reset for line power breaks to ensure correct operation.

Most ICs of the family regenerate an access pause during redial. Insertion of the access pause during the original entry is either automatic or via the '\*' key. Termination of the regenerated access pause during redial is via the '#' key, after a built-in delay or controlled by an external tone recognizer. Other differences between the circuits are selections of pulse dialling frequency, mark/space ratio, regenerated access pause duration, mute, hold/access pause output control and oscillator frequency.

#### **Features**

- Operating supply voltage range: 2.0 to 6.0 V
- Static supply voltage (with redial memory data retention): down to 1.5 V
- Low operating supply current: typ. 60 μA
- Low static standby supply current: typ. 0.65 μA
- On-chip RAM capacity: 23 keyboard entries (digits and access pauses)
- Redial inhibited after memory overflow
- Manual dialling can continue beyond 23 keyboard entries (excess entries are stored at lower RAM addresses)
- (Re)dialling procedure is not affected by line interruptions shorter than the reset delay time (if the supply voltage does not fall below the static standby voltage)
- Line interruptions longer than the reset delay time are regarded as on-hook situations
- Hold facility for lengthening the inter-digit period
- On-chip oscillator for 3.58 MHz crystal (type for ceramic resonator is also available)
- Fully decoded and debounced inputs for 3 x 4 matrix keyboard
- Pull-up or pull-down circuits at all inputs except CE
- Electrostatic discharge protection at all inputs
- High input noise immunity
- Test mode in which the dialling frequency is increased.

#### Note:

the PCD3320C, PCD3322C, PCD3324C and PCD3325C are not to be used for new design-ins

## PCD332XC family

The PCD332XC family of ICs comprises the following types:

PCD3320C dialler with several mute signals

PCD3321C dialler with two automatic access pauses

PCD3322C variant of PCD3320C

PCD3324C dialler with one automatic access pause

PCD3325C dialler with manual access pause control

PCD3326C variant of PCD3321C

PCD3327C variant of PCD3325C for ceramic resonator with automatic reset of access pause

				F	PCD			
functional survey		3320C	3321C	3322C	3324C	3325C	3326C	3327C
Number of pins		18	18	18	18	18	18	18
Dialling frequency selectable with F01, F02 1	10 Hz 6, 20 Hz	•	•	•	•	•	•	•
Mark/space ratio selectable with M/S	3 : 2 2 : 1	•	•	•	•	•	•	•
Access pauses repeated during	redial		•		•	•	•	•
Manual insertion of access paus	ses		•		•	•	•	•
Automatic access pause insertio	n 1 max 2 max		•		•		•	
	2 x T <sub>DP</sub> 4 x T <sub>DP</sub> d		•		•	•	•	•
M1, inverted mute output		•		•				
M2, strobe output		ļ		•				
M3, AND function of mute (M inverted dialling pulse (DP) of		•						
HOLD, dialling-interrupt input		•		•				
APO + HOLD, internally conne	ected		•		•	•	•	•

T<sub>DP</sub> = dialling pulse period

\* PCD3327C for ceramic resonator

#### Features common to all PCD332XC family

OSC IN \ on-chip oscillator input and

OSC OUT | output

C1 to C3, column keyboard inputs with

on-chip pull-up

R1 to R4, row keyboard outputs with

www.parasin.eutl4docom

CE, chip enable input

DP, dialling pulse output to external

line-switching transistor or relay

M1, mute output

## PCD332XC family




Fig.1 Block diagram.

#### **PACKAGE OUTLINES**

```
PCD3320CP
PCD3321CP
PCD3322CP
               18-lead DIL; plastic (SOT102G).
PCD3324CP
PCD3325CP
PCD3326CP
PCD3327CP
PCD3320CD
               18-lead DIL; ceramic (SOT133B).
PCD3321CD
PCD3321CT
               20-lead mini-pack; plastic (SOT163A).
PCD3322CT
PCD3327CT
               uncased chip in tray.
PCD3327U:
```

# PCD332XC family

### **PINNING**

pin	DUEDOSS			F	PCD			
piii	purpose	3320C	3321C	3322C	3324C	3325C	3326C	33270
Supplies								
VDD	positive supply	•	•	•	•	•	•	•
VSS	negative supply	•	•	•	•	•	•	•
inputs								
M/S	controls mark/space ratio of the line pulses		•		•	•		•
F01 }	define the dialling pulse frequency	•	•	•	•	•	•	•
CE	Chip enable: used to initialize the system, to select between operating and static standby mode and to handle line power breaks	•	•	•	•	•	•	•
C1 C2 C3	keyboard column inputs with on-chip pull-up	•	•	•	•	•	•	•
ADP	Access Pause Duration: selects the maximum duration of an access pause if no external APR appears						•	
R1 R2 R3 R4	keyboard row outputs with on-chip pull-down	•	•	•	•	•	•	•
HOLD	interrupts dialling after completion of the current digit or immediately during an inter-digit pause	•		•				
Outputs								
DP	Dialling Pulse: drive of the external switching transistor or relay	•	•	•	•	•	•	•
M1	Muting: normally used for muting during the dialling sequence	•	•	•	•	•	•	•

Product specification


# Pulse dialler circuits with redial

# PCD332XC family

				P	CD			
pin	purpose	3320C	3321C	3322C	3324C	3325C	3326C	3327C
M2	strobe; HIGH during pulsing of each digit, LOW during an inter-digit pause			•				
мз	AND-function with DP and M1 as inputs; for direct drive of a switching transistor for dialling pulses and muting	•						
Oscil- lator								
1 3	input and output of the on-chip oscillator	•	•	•	•	•	•	•
Input/ outputs								
HOLD/ APO	The HOLD and APO features are connected together at this pin, normally an output pin but can be forced as an input		•		•	•	•	•

## PCD332XC family

### PINNING (continued)






Fig.2 Pinning diagrams.

## PCD332XC family

### **FUNCTIONAL DESCRIPTION**

#### Clock oscillator (OSC IN, OSC OUT)

The time base for the circuit is a crystal-controlled on-chip oscillator which is completed by the connection of a crystal between the OSC IN and OSC OUT pins (a ceramic resonator may be used with the PCD3327C). Alternatively, the OSC IN pin can be driven by an external clock signal.

### Clock divider (F01, F02)

The oscillator is followed by a frequency divider, the division ratio of which can be set externally (F01, F02) to provide one of four chip system clocks, i.e. three 'normal' clock frequencies and one higher frequency for testing.

Other frequencies can also be obtained by driving OSC IN, as previously stated.

#### Chip enable (CE)

The CE input is used to initialize the chip system.

CE = LOW provides the static standby condition. In this mode the clock oscillator is off and internal registers are clamped at reset, excepting the WRITE ADDRESS COUNTER (WAC). The keyboard input is prohibited, but data previously entered is saved in the RAM.

When CE = HIGH the clock oscillator is operating, the internal registers are enabled and data can be entered from the keyboard.

If the CE input is taken to a LOW level for more than the time  $t_{rd}$  (see Figs 5 and 6 and timing data) an internal reset pulse will be generated at the end of the  $t_{rd}$  period. The system is then in the static standby mode. Short CE pulses of  $< t_{rd}$  will not affect the operation of the circuit and reset pulses are not produced.

#### Debouncing keyboard entries (C1 to C3; R1 to R4)


The column keyboard inputs to the integrated circuits(Cn) and the row keyboard outputs (Rn) are for direct connection to a 3 x 4 single contact keyboard matrix (with or without common contact) as shown in Fig.3, or to a double contact keyboard with a common left open contact (see Fig.4). An entry is decoded into a 4-bit binary keycode by the keyboard decoder when one column input is connected to one row input. Any other input combinations are not valid and will not be accepted. Valid inputs are debounced on the leading and trailing edges as shown in Fig.5. Keyboard entries are only decoded into 4-bit binary keycodes and written into the RAM if the keyboard contact remains closed for five or six clock pulse periods (entry period te). The next keyboard entry will not be accepted until the previously closed contact has been left open for four or five clock pulse periods. The one clock pulse period of uncertainty in the debouncing process arises because keyboard entries are not detected until the leading edge of the first clock pulse after the entry.

## PCD332XC family

#### Data entry

After each keyboard entry has been debounced and decoded, the keycode is written into the RAM, and the WAC is incremented by one to select the next RAM location where the next keycode will be stored. As each keycode is recalled from the RAM for line pulsing, the READ ADDRESS COUNTER (RAC) is incremented by one to select the RAM location of the next keycode to be recalled. Consequently, the difference between the contents of the WAC and of the RAC represents the number of keycodes that have been written into the RAM but not yet converted into line pulses. If more than 23 codes are written into the RAM, memory overflow results and the access keycodes replace the data in the lower-numbered locations. In this event, since an erroneous number is stored, automatic redialling is inhibited until the WAC has been reset by the first digit entry of the next telephone call.

If the first pushbutton to be pressed is not redial (#), the WAC is reset during entry time t<sub>e</sub>, the corresponding keycode is written into the first RAM location and the WAC is then incremented by one. If the first pushbutton to be pressed is redial (#), the WAC is not reset and the keycodes stored in the RAM are sequentially recalled and converted into correctly-timed dialling pulses at output DP. If the redial pushbutton (#) is operated again during the redialling sequence it will be decoded as an Access Pause Reset (see 'Access Pause System'). During redial, no keyboard entry will be accepted and stored in the RAM. But, when all numbers stored in the RAM have been pulsed out, new keyboard entries will be accepted and stored in the RAM position after the last digit code of the original entry and converted into correctly-timed dialling pulses.



- \* Access pause set.
- # Redial or access pause reset.






Fig.4 Double contact keyboard.

## PCD332XC family




Fig.5 Timing diagram showing clock start-up, keyboard entry debouncing and the effect of interrupting the supply to CE during the transmission of dialling pulses.

#### Dialling sequence

The dialling sequence can be initiated under either of the following two conditions:

• The supply to the integrated circuit is derived from the telephone lines via the cradle contacts (power supply before keyboard entry); see Fig.6.

Then, approximately 4 ms  $(t_{On})$  after CE goes HIGH, the clock pulse generator starts and ten clock pulse periods later a prepulse with a duration of ten clock pulse periods  $(t_{d})$  appears at outputs M1 and M3. This prepulse ensures that if a polarized muting relay with two stable positions is used it switches to the de-muted position so that the circuit is then in the conversation mode whilst the subscriber awaits the dialling tone. When the first digit of the required number is entered at the keyboard, data entry period  $t_{e}$  commences.


 The supply to the integrated circuit is derived from the telephone lines via the cradle contacts in series with a common keyboard contact (see Fig.7).

When the first digit of the required number is entered at the keyboard, the common keyboard contact connects the line voltage to V<sub>DD</sub> and CE becomes HIGH. Approximately 4 ms (t<sub>on</sub>) after CE goes high, the clock pulse generator starts and data entry period t<sub>e</sub> commences. After period t<sub>e</sub>, M1 goes HIGH and the pushbutton can be released. The supply to V<sub>DD</sub> and CE is then maintained via the

## PCD332XC family

#### Dialling sequence (continued)

Referring to Fig.6, when the keyboard entry has been decoded and written into the RAM, M1 goes HIGH to mute the telephone and an inter-digit pause ( $t_{id}$ ) ensues. M2 then goes HIGH, the RAC addresses the RAM and the first keycode is loaded into the register of the output counter which generates the appropriate number of correctly-timed dialling pulses at outputs DP and M3. When the digit has been pulsed out, M2 goes LOW, the RAC is incremented by one and the procedure repeats until the WAC and RAC contents are equal (all digits pulsed out). Output M1 then goes LOW, the circuit assumes the conversation mode. The circuit reverts to the static standby mode if CE goes LOW for more than the reset delay time ( $t_{rd}$  = 1.6 dialling pulse periods) at any time during the conversation or dialling mode (e.g. because the handset is replaced). CE remains LOW although VDD is maintained by a back-up supply (e.g. because an external diode isolates CE from the back-up supply connected to VDD). The RAM retains its contents for subsequent automatic redialling as long as the back-up supply maintains VDD above the level VDD0 = 1.5 V, which is detected by the power-on reset circuit.



<sup>\*</sup> Oscillator off; all registers reset; keyboard input inhibited; number stored in RAM until  $V_{
m DD}$  < 1.5 V.

Fig & Timing diagram of dialling orgunans with Vos and CE HICH hafare bouldared anto. In a sunatu

# PCD332XC family




Fig.7 Timing diagram for initiating the dialling mode with V<sub>DD</sub> and CE initially supplied via the cradle contacts in series with a common contact on the keyboard. See Fig.6 for pulse timings after point A.

## PCD332XC family

#### Hold function (HOLD)

As shown in Fig.8, the hold function allows the interval between consecutive pulsed digits to be prolonged under the control of external equipment. When the HOLD input is set HIGH, the dialling pulse-train is interrupted as soon as M2 goes LOW to signal that the current digit has been pulsed out. In the hold condition, further keyboard entries will be accepted, debounced, decoded and stored in that RAM. No further keycodes will be read from the RAM to be converted into dialling pulses on M3 and DP until the HOLD input is set LOW again and an inter-digit pause has elapsed.

HOLD can be controlled by the Access Pause Output (see section "Access pause system).




Fig.8 Timing diagram showing the effect of activating the HOLD input during the transmission of dialling pulses.

#### Access pause system (HOLD/APO)

The PCD3320C and PCD3322C only have the HOLD input and therefore these devices cannot reproduce the access pauses during redial (the access pause system is disabled). In all the other devices the HOLD input is internally connected to the APO output. This pin (HOLD/APO) can be used as an output, or forced as an input (e.g. by an external tone recognizer). Access pauses can be stored at appropriate positions in the RAM during the original entry of a number. As soon as the access pause code is read from the RAM, the access pause output (HOLD/APO) goes HIGH and dialling is interrupted.

## PCD332XC family

#### Storing access pauses during dialling

Access pauses can be stored by one or both of the following ways:

- Manually by pressing the access pause key (\*). The number of access pauses that can be stored in this way is limited only by the capacity of the RAM (digits + access pauses ≤ 23).
- In some ICs of the family an access pause is stored automatically in the RAM (see Fig.9) during the original entry after all the digits so far entered have been transmitted (when M1 goes LOW, see Fig.6). The maximum number of access pause codes that can be entered in this manner is either one or two, depending on the type of IC.

Note: that when access pauses are manually inserted into ICs with automatic insertion of access pauses, the circuit automatically adds an access pause code after the number. This increases the RAM digit-count by one and reduces the maximum number of digits to 22 (including actual access pauses). The same would happen if the maximum number of access pauses for automatic entry is not reached before the end of the number.




Fig.9 Dialling sequence showing how an access pause code is automatically stored in the RAM for possible redialling if no further key entries are made until all of the previously entered digits have been transmitted. The dialling sequence continues when another key is pressed.

## PCD332XC family

#### Terminating access pauses during redial (APD)

If APO is connected to HOLD, there are three ways of terminating access pauses during redial (see Fig.10):

- Manually by pressing the redial key before tap expires.
- Automatically if the built-in time t<sub>ap</sub> expires; APO, and also HOLD, then go LOW so that the next digit will be dialled. With the Access Pause Delay (APD) select input, t<sub>ap</sub> can be set to one of two values. With ICs that do not terminate access pauses in this way, t<sub>ap</sub> is virtually infinity.
- By forcing HOLD/APO LOW (e.g. with an external tone recognizer).





Fig. 10 Timing diagram showing access pause reset.

For types with automatic reset of the access pause it is possible to lengthen the access pulse duration with external components (see Fig.11).



Fir 1 www.Dataisnieet#U.com

# PCD332XC family

#### **FAMILY RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage		V <sub>DD</sub>	-0.5	8.0	V
Voltage on any pin		VI	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Operating ambient temperature range		Tamb	-25	+ 70	oC.
Storage temperature ramge		T <sub>stg</sub>	-55	+ 125	oC

### **FAMILY CHARACTERISTICS**

 $V_{DD}$  = 3 V; VSS = 0 V; crystal parameters  $f_{osc}$  = 3.58 MHz and  $R_{Smax}$  = 100  $\Omega$  (note 3);  $T_{amb}$  = 25 °C; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Operating supply voltage	$T_{amb} = -25 \text{ to + 70 °C}$	V <sub>DD</sub>	2.0	3.0	6.0	٧
Standby supply voltage (note 1)	T <sub>amb</sub> = -25 to +70 °C	V <sub>DDO</sub>	1.5	-	6.0	v
Operating supply current	CE = VDD; notes 2 and 3	IDD	_	60	120	μА
	$V_{DD} = 6 \text{ V}; \text{ CE = } V_{DD};$ notes 2 and 3	<sup>ו</sup> םם	_	200	400	μА
Standby supply current	CE = V <sub>SS</sub> ; note 2	IDDO	-	0.65	2.0	μА
	$V_{DD} = 1.8 \text{ V};$ $T_{amb} = -25 \text{ to} + 70 ^{\circ}\text{C}$	lDDO	_	_	2	μА
nput voltage LOW	$1.8 \text{ V} \leq \text{V}_{DD} \leq 6 \text{ V}$	VIL	<b> </b>	_	0.3 x V <sub>DD</sub>	V
Input voltage HIGH	1.8 V ≤ V <sub>DD</sub> ≤ 6 V	VIH	0.7 x V <sub>DD</sub>	_	_	٧
CE input leakage current LOW	CE = V <sub>SS</sub>	_I;_	_	_	50	nΑ
HIGH	CE = V <sub>DD</sub>	ΉΗ	_	_	50	nΑ
M/S pull-up input current	VI = VSS	_i <sub>1</sub> _	30	100	300	nΑ
F01, F02, HOLD/APO APD pull-down input current	VI = VDD	Чн	30	100	300	пA
Matrix keyboard operation						
Keyboard current	Cn connected to Rn; CE = HIGH	١ĸ	_	30	_	μА
Keyboard 'ON' resistance	contact 'ON'; note 4	RKON	_	_	2	kΩ
Keyboard 'OFF' resistance resistance	contact 'OFF';	7.				

## PCD332XC family

#### FAMILY CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Matrix keyboard operation (continued)						
Outputs R <sub>1</sub> to R <sub>4</sub> sink current source current		I <sub>O</sub>		3 40	_	mΑ μΑ
Outputs M1, M1, M2, M3, DP sink current source current	V <sub>OL</sub> = 0.5 V V <sub>OH</sub> = 2.5 V	I <sub>OL</sub>	0.7 0.65	2.0 1.8	4.0 3.6	mA mA
Outputs HOLD/APO source current	V <sub>OH</sub> = 2.5 V	-юн	0.7	2.0	4.0	mA

### Notes to family characteristics

- 1.  $V_{DDO} = 1.5 V$  only for redial.
- 2. All other inputs and outputs open.
- 3. Stray capacitance between OSC IN and OSC OUT pins < 3 pF.
- 4. Guarantees correct keyboard operation.

### **FAMILY TIMING DATA**

 $V_{DD} = 3 \text{ V; } V_{SS} = 0 \text{ V; } f_{osc} = 3.58 \text{ MHz}$ 

parameter	conditions	symbol	min.	typ.	max.	unit
Clock start-up time	CE: from V <sub>SS</sub> to V <sub>DD</sub> note 1	<sup>t</sup> on	_	4	-	ms

### Note to family timing data

1. Stray capacitance between OSC IN and OSC OUT < 3 pF.

#### **FAMILY CURVES**




Fig. 12 Standby supply current as a function of standby supply voltage.




Fig.14 Pull-down input current as a function of input voltage; VDD = 3 V.




Fig. 13 Operating supply as a function of operating supply voltage.




Fig. 15 Pull-down input current as a function of supply voltage,  $V_I = V_{DD}$ .

# PCD332XC family

### FAMILY CURVES (continued)




Fig.16 Output (N-channel) sink characteristics for M1, M1, M2, M3 and DP.

### Key to Figs 16 and 17

T <sub>amb</sub>	V <sub>DD</sub> = 3 V	V <sub>DD</sub> = 6 V
-25 °C	curve 1	curve 4
+ 25 °C	curve 2	curve 5
+ 70 °C	curve 3	curve 6




Fig. 17 Output (P-channel) source characteristics for M1, M1, M2, M3 and DP.

## PCD332XC family

#### **CHARACTERISTICS PER TYPE**

#### PCD3320C specification

Inputs that are not available are defined internally as follows:

F02 = APD = LOW and M/S = HIGH ·

Outputs not available are M2 and APO.

Features additional to the common family specification are:

M1

inverted mute output

М3

AND-function of mute (M1) and inverted dialling pulse (DP) outputs

HOLD

input that interrupts dialling

Redial of the last entered number is possible up to 23 digits; access pauses are not generated. Mark/space ratio is 3:2.

Using the F01 input it is possible to select either normal mode (F01 = LOW) or test mode (F01 = HIGH). In the test mode the oscillator input (OSC IN) must be driven by an external clock signal. The clock frequency of the circuit will be half the external clock frequency.

#### PCD3320C timing data

 $V_{DD} = 2.0 \text{ to } 6 \text{ V}; V_{SS} = 0 \text{ V}; f_{OSC} = 3.58 \text{ MHz}$ 

parameter	conditions	symbol	FO1 = LOW (dialling)	unit
Dialling pulse frequency	note 1	fDP	10.13	Hz
Dialling pulse period; 1/f <sub>DP</sub>	see Fig. 6 and 7	TDP	98.7	ms
Clock pulse frequency; 30 x fDp		fCLK	303.9	Hz
Break time; 3/5 x T <sub>DP</sub>	see Fig. 6	t <sub>b</sub>	59.2	ms
Make time; $2/5 \times T_{DP}$	see Fig. 6	tm	39.5	ms
Inter-digit pause; 8 x T <sub>DP</sub>	see Figs 6 and 7	tid	790	ms
Reset delay time; 1.6 x Tpp	see Figs 5, 6 and 7	t <sub>rd</sub>	158	ms
Prepulse duration; 1/3 x T <sub>DP</sub>	see Figs 6 and 7	t <sub>d</sub>	33	ms
Debounce time; min. 5/30 x T <sub>DP</sub>	see Fig. 5	<sup>t</sup> e min	16.45	ms
max. 6/30 x T <sub>DP</sub>	see Fig. 5	t <sub>e</sub> max	19.74	ms
Initial data entry time (typ.);				
t <sub>on</sub> + t <sub>e</sub>		ti	22	ms

## PCD332XC family

## CHARACTERISTICS PER TYPE (continued)

#### PCD3321C specification

The PCD3321C is pin-compatible with the DF320 and MT4320 types. It includes additional features that make it ideal for Private Automatic Branch Exchange (PABX) systems. Two access pauses can be stored automatically during the original entry of a number, or several made via the keyboard. The circuit regenerates access pauses during redial. A regenerated access pause can be terminated during redial either automatically after a built-in delay, via the keyboard or with an external dial tone recognizer.

Inputs that are not available are defined internally as follows:

APD = LOW

Outputs not available are M1, M2 and M3.

Features additional to the common family specification are:

F01 + F02 inputs giving selection between one of the three dialling speeds or the test speed. In the test mode the oscillator input (OSC IN) must be driven by an external clock signal. The

clock frequency of the circuit will be half the external clock frequency.

HOLD/APO input/output: input interrupts dialling; output is HIGH during access pauses (HOLD

and APO are internally connected)

M/S input for M/S ratio selection to 3:2 or 2:1

### PCD3321C timing data

 $V_{DD}$  = 2.0 to 6 V;  $V_{SS}$  = 0 V;  $f_{OSC}$  = 3.579545 MHz

parameter	conditions	symbol	FO1: FO2:	LOW LOW	HIGH HIGH	LOW HIGH	unit
Dialling pulse frequency; 1/T <sub>DP</sub> Dialling pulse period;	note 1	fDP		10.13	15.54	19.42	Hz
1/fDp Clock pulse frequency;		TDP		<b>9</b> 8.7	64.4	51.5	ms
30 x f <sub>DP</sub> Break time; 3/5 x T <sub>DP</sub>	M/S = HIGH or n.c.; notes 2 and 3	fCL		303.9	466.1	582.6	Hz
Make time; 2/5 x T <sub>DP</sub>	M/S = HIGH or n.c.;	t <sub>b</sub>		59.2	38.6	30.9	ms
Break time; 2/3 x T <sub>DP</sub>	M/S = LOW note 4	t <sub>m</sub>		39.5 65.8	25.8 42.9	20.6 34.3	ms
Make time; 1/3 x T <sub>DP</sub>	M/S = LOW note 4	t <sub>m</sub>		32.9	21.5	17.2	ms
Inter-digit pause; 8 x T <sub>DP</sub>		tid		790	515	412	ms
Reset delay time; 1.6 x T <sub>DP</sub>		t <sub>rd</sub>		158	103	82.4	ms
Access pause time;	Lcom						1113

# PCD332XC family

parameter	conditions	symbol	FO1: FO2:	LOW LOW	HIGH HIGH	LOW HIGH	unit
Prepulse duration; 1/3 x T <sub>DP</sub>		t <sub>d</sub>		33.0	21.5	17.2	ms
Debounce time; min. 5/30 x T <sub>DP</sub>		t <sub>e</sub> min		16.45	10.70	8.58	ms
max. 6/30 x T <sub>DP</sub> Initial data time (typ.); t <sub>on</sub> + t <sub>e</sub>		t <sub>i</sub> te max		19.74 22.0	12.88	10.30	ms

### Notes to the PCD3321C timing data

- 1. fpp is 10 Hz when a 3.5328 MHz crystal is used.
- 2. In the n.c. (not connected) condition, the input is drawn to the HIGH state by internal pull-up current.
- 3. Mark/space ratio = 3:2.
- 4. Mark/space ratio = 2:1.

## PCD332XC family

#### CHARACTERISTICS PER TYPE (continued)

#### PCD3322C specification

Inputs that are not available are defined internally as follows:

F02 = APD = LOW and M/S = HIGH

Outputs not available are M3 and APO.

Features additional to the common family specification are:

M 1

inverted mute output

M2

strobe; HIGH during pulsing of a digit, LOW during an inter-digit pause

HOLD

input that interrupts dialling

Redial of the last entered number is possible up to 23 digits; access pauses are not generated. Mark/space ratio is 3:2.

Using the F01 input it is possible to select either normal mode (F01 = LOW) or test mode (F01 = HIGH). In the test mode the oscillator input (OSC IN) must be driven by an external clock signal. The clock frequency of the circuit will be half the external clock frequency.

#### PCD3322C timing data

 $V_{DD} = 2.0 \text{ to } 6 \text{ V}; V_{SS} = 0 \text{ V}; f_{OSC} = 3.58 \text{ MHz}$ 

parameter	conditions	symbol	FO1 = LOW (dialling)	unit
Dialling pulse frequency	note 1	fDP	10.13	Hz
Dialling pulse period; 1/fpp	see Figs 6 and 7	TDP	98.7	ms
Clock pulse frequency; 30 x fpp		fCLK	303.9	Hz
Break time; 3/5 x T <sub>DP</sub>	see Fig.6	t <sub>b</sub>	59.2	ms
Make time; 2/5 x T <sub>DP</sub>	see Fig. 6	tm	39.5	ms
Inter-digit pause; 8 x Tpp	see Figs 6 and 7	tid	790	ms
Reset delay time; 1.6 x T <sub>DP</sub>	see Figs 5,6 and 7	trd	158	ms
Prepulse duration; 1/3 x T <sub>DP</sub>	see Figs 6 and 7	t <sub>d</sub>	33	ms
Debounce time; min. 5/30 x T <sub>DP</sub>	see Fig. 5	<sup>t</sup> e min	16.45	ms
max. 6/30 x T <sub>DP</sub>	see Fig. 5	t <sub>e max</sub>	19.74	ms
Initial data entry time (typ.);			22	
t <sub>on</sub> + t <sub>e</sub>		ti	22	ms

### Note to the PCD3322C timing data

1. fpp is 10 Hz when a 3.5328 MHz crystal is used.

www.DataSheet/II.com

## PCD332XC family

#### PCD3324C specification

The PCD3324C is pin-compatible with the DF320 and MT4320 types. It includes additional features that make it ideal for PABX systems. One access pause can be stored automatically during the original entry of a number, or several made via the keyboard. The circuit regenerates access pauses during redial. A regenerated access pause can be terminated during redial either automatically after a built-in delay, via the keyboard or with an external dial tone recognizer.

Inputs that are not available are internally defined as follows:

APD = LOW

Outputs not available are  $\overline{M1}$ , M2 and M3.

Features additional to the common family specification are:

F01 + F02 inputs giving selection between one of the three dialling speeds or the test speed. In

the test mode the oscillator input (OSC IN) must be driven by an external clock signal.

The clock frequency of the circuit will be half the external clock frequency.

HOLD/APO input/output: input interrupts dialling; output is HIGH during access pauses (HOLD

and APO are internally connected)

M/S input for M/S ratio selection to 3:2 or 2:1.

# PCD332XC family

#### CHARACTERISTICS PER TYPE (continued)

### PCD3324C timing data

 $V_{DD}$  = 2.0 to 6 V;  $V_{SS}$  = 0 V;  $f_{osc}$  = 3.579545 MHz

parameter	conditions	symbol	FO1: FO2:	LOW	HIGH HIGH	LOW HIGH	unit
Dialling pulse frequency 1/T <sub>DP</sub>	note 1	fDP		10.13	15.54	19.42	Hz
Dialling pulse period: 1/f <sub>DP</sub>		TDP		98.7	64.4	51.5	ms
Clock pulse frequency; 30 x f <sub>DP</sub>		<sup>f</sup> CLK		303.9	466.1	582.6	Hz
Break time; 3/5 x TDP	M/S = HIGH or n.c.; notes 2 and 3	t <sub>b</sub>		59.2	38.6	30.9	ms
Make time; 2/5 x T <sub>DP</sub>	M/S = HIGH or n.c.; notes 2 and 3	<sup>t</sup> m		39.5	25.8	20.6	ms
Break time; 2/3 x T <sub>DP</sub>	M/S = LOW note 4	tb		65.8	42.9	34.3	ms
Make time; 1/3 x T <sub>DP</sub>	M/S = LOW note 4	t <sub>m</sub>		32.9	21.5	17.2	ms
Inter-digit pause; 8 x T <sub>DP</sub>		tid		790	515	412	ms
Reset delay time ; 1.6 x TDP		t <sub>rd</sub>		158	103	82.4	ms
Access pause time; 32 T <sub>DP</sub> -t <sub>m</sub> -1/f <sub>CL</sub>		t <sub>ap</sub>		3.12	2.03	1.63	s
Prepulse duration; 1/3 x T <sub>DP</sub>		<sup>‡</sup> d	:	33.0	21.5	17.2	ms
Debounce time; min. 5/30 x T <sub>DP</sub>		<sup>t</sup> e min		16.45	10.70	8.58	ms
max. 6/30 x T <sub>DP</sub>		t <sub>e max</sub>		19.74	12.88	10.30	ms
Initial data entry time (typ.)				:			
t <sub>on</sub> + t <sub>e</sub>	1	tį		22.0	16.0	13.5	ms

### Notes to the PCD3324C timing data

- 1. fpp is 10 Hz when a 3.5328 MHz crystal is used.
- 2. In the n.c. (not connected) condition, the input is drawn to the HIGH state by the internal pull-up current.
- 3. Mark/space ratio = 3:2.

## PCD332XC family

#### PCD3325C specification

The PCD3325C is pin-compatible with the DF320 and MT4320 types. It includes additional features that make it ideal for PABX systems. Access pauses can be stored via the keyboard during the original entry of a number (there is no automatic storage of access pauses). The circuit regenerates access pauses during redial. A regenerated access pause can be terminated during redial either via the keyboard or with an external dial tone recognizer.

Inputs that are not available are defined internally as follows:

APD = LOW

Outputs not available are  $\overline{\text{M1}}$ , M2 and M3.

Features additional to the common family specification are:

F01 + F02 inputs giving selection between one of the three dialling speeds or the test speed. In the

test mode the oscillator input (OSC IN) must be driven by an external clock signal. The

clock frequency of the circuit will be half the external clock frequency.

HOLD/APO input/output: input interrupts dialling; output is HIGH during access pauses (HOLD and

APO are internally connected).

M/S input for M/S ratio selection to 3:2 or 2:1.

# PCD332XC family

## CHARACTERISTICS PER TYPE (continued)

### PCD3325C timing data

 $V_{DD}$  = 2.0 to 6 V;  $V_{SS}$  = 0 V;  $f_{OSC}$  = 3.579545 MHz

		T	l		<del></del>		
parameter	conditions	symbol	F01: F02:	LOW	HIGH HIGH	LOW HIGH	unit
Dialling pulse frequency; 1/T <sub>DP</sub>	note 1	fDP		10.13	15.54	19.42	Hz
Dialling pulse perid; 1/fpp		T <sub>DP</sub>		98.7	64.4	51.5	ms
Clock pulse frequency; 30 x fDp		fCLK		303.9	466.1	582.6	Hz
Break time; 3/5 x T <sub>DP</sub>	M/S = HIGH or n.c.; notes 2 and 3	t <sub>b</sub>		59.2	38.6	30.9	ms
Make time; 2/5 x T <sub>DP</sub>	M/S = HIGH or n.c.; notes 2 and 3	t <sub>m</sub>		39.5	25.8	20.6	ms
Break time; 2/3 x T <sub>DP</sub>	M/S = LOW note 4	t <sub>b</sub>		65.8	42.9	34.3	ms
Make time; 1/3 x T <sub>DP</sub>	M/S = LOW note 4	t <sub>m</sub>		32.9	21.5	17.2	ms
Inter-digit pause; 8 x T <sub>DP</sub>		<sup>t</sup> id		790	515	412	ms
Reset delay time; 1.6 x T <sub>D</sub> P		t <sub>rd</sub>		158	103	82.4	ms
Prepulse duration; 1/3 x T <sub>DP</sub>		td		33.0	21.5	17.2	ms
Debounce time min. 5/30 x T <sub>DP</sub>	•	<sup>t</sup> e min		16.45	10.70	8.58	ms
max. 6/30 x T <sub>DP</sub>		t <sub>e max</sub>		19.74	12.88	10.30	ms
Initial data entry time (typ.);							
t <sub>on</sub> + t <sub>e</sub>		ti		22.0	16.0	13.5	ms

### Notes to the PCD3325C timing data

- 1. fpp is 10 Hz when a 3.5328 MHz crystal is used.
- 2. In the n.c. (not connected) condition, the input is drawn to the HIGH state by the internal pull-up current.
- 3. Mark/space ratio = 3:2.
- 4. Mark/space ratio = 2:1.

## PCD332XC family

### PCD3326C specification

The PCD3326C includes many additional features that make it ideal for PABX systems. Two access pauses can be stored automatically during the original entry of a number, or several stored via the keyboard. The circuit regenerates access pauses during redial. A regenerated access pause can be terminated during redial either automatically after a built-in delay, via the keyboard or with an external dial tone recognizer.

Inputs that are not available are internally defined as follows:

M/S = HIGH

Outputs not available are  $\overline{M1}$ , M2 and M3.

Features additional to the common family specification are:

F01 + F02 inputs giving selection between one of the three dialling speeds or the test speed. In

the test mode the oscillator input (OSC IN) must be driven by an external clock signal.

The clock frequency of the circuit will be half the external clock frequency.

HOLD/APO input/output: input interrupts dialling; output is HIGH during access pauses (HOLD

and APO are internally connected)

APD input for selecting access pause duration.

# PCD332XC family

## CHARACTERISTICS PER TYPE (continued)

### PCD3326C timing data

 $V_{DD}$  = 2.0 to 6 V;  $V_{SS}$  = 0 V;  $f_{OSC}$  = 3.579545 MHz

parameter	conditions	symbol	F01: F02:	LOW	HIGH HIGH	LOW HIGH	unit
Dialling pulse frequency; 1/T <sub>DP</sub>	note 1	fDP		10.13	15.54	19.42	Hz
Dialling pulse period; 1/f <sub>DP</sub>		ТДР		98.7	64.4	51.5	ms
Clock pulse frequency; 30 x f <sub>DP</sub>		fCLK		303.9	466.1	582.6	Hz
Break time; 3/5 x T <sub>DP</sub>	note 2	t <sub>b</sub>		59.2	38.6	30.9	ms
Make time; 2/5 x T <sub>DP</sub>	note 2	tm		39.5	25.8	20.6	ms
Inter-digit pause; 8 x T <sub>DP</sub>		tid		790	515	412	ms
Reset delay time; 1.6 x T <sub>DP</sub>		trd		158	103	82.4	ms
Access pause time 32 x T <sub>DP</sub> -t <sub>m</sub> -1/f <sub>CL</sub>	APD = LOW; or n.c.; note 3	tap		3.12	2.03	1.63	s
64 x T <sub>DP</sub> -t <sub>m</sub> -1/f <sub>CL</sub>	APD = HIGH	t <sub>ap</sub>		6.28	4.09	3.28	s
Prepulse duration; 1/3 x T <sub>DP</sub>		td		33.0	21.5	17.2	ms
Debounce time, min. 5/30 x T <sub>DP</sub>		te min		16.45	10.70	8.58	ms
max. 6/30 x T <sub>DP</sub>		t <sub>e max</sub>		19.74	12.88	10.33	ms
Initial data entry time (typ.);		- 7.1.473					
t <sub>on</sub> + t <sub>e</sub>		ti		22.0	16.0	13.5	ms

### Notes to the PCD3326C timing data

- 1. fpp is 10 Hz when a 3.5328 MHz crystal is used.
- 2. Mark/space ratio = 3:2.
- 3. In the n.c. (not connected) condition, the input is drawn to the LOW state by the internal pull-down current.

## PCD332XC family

### PCD3327C specification

The PCD3327C contains an oscillator with sufficient gain to provide oscillation when using an inexpensive 455 kHz ceramic resonator. Two additional capacitors are required as shown in Fig.18. Alternatively, the OSC IN pin may be driven from an external 455 kHz clock signal.




Fig.18 PCF3327 oscillator circuit.

This IC is pin-compatible with the DF320 and MT4320 types and includes additional features that make it ideal for PABX systems. The circuit allows several access pauses to be stored via the keyboard and regenerates the access pauses during redial. A regenerated access pause can be terminated during redial either automatically after a built-in delay, via the keyboard or with an external dial tone recognizer.

Inputs that are not available are internally defined as follows:

APD = LOW

Outputs not available are  $\overline{\text{M1}}$ , M2 and M3.

Features additional to the common family specification are:

F01 + F02 inputs giving selection between one of the three dialling speeds or the test speed. In the

test mode the oscillator input (OSC IN) must be driven by an external clock signal.

The clock frequency of the circuit will be half the external clock frequency.

HOLD/APO input/output: input interrupts dialling; output is HIGH during access pauses (HOLD

and APO are internally connected).

M/S input for M/S ratio selection to 3:2 or 2:1.

# PCD332XC family

## CHARACTERISTICS PER TYPE (continued)

### PCD3327C timing data

 $V_{DD}$  = 2.0 to 6 V;  $V_{SS}$  = 0 V;  $f_{OSC}$  = 455 kHz

	7.08C -100 K112	T	1				,
parameter	conditions	symbol	FO1: FO2:	LOW LOW	HIGH HIGH	LOW HIGH	unit
Dialling pulse frequency; 1/T <sub>DP</sub>	note 1	fDP		10.3	15.8	19.7	Hz
Dialling pulse period; 1/f <sub>DP</sub>		TDP		97	63	51	ms
Clock pulse frequency; 30 x fDP		fCLK		309	474	592	Hz
Break time; 3/5 x TDP	M/S = HIGH or n.c.; notes 2 and 3	t <sub>b</sub>		58	38	30	ms
Make time; 2/5 x T <sub>DP</sub>	M/S = HIGH or n.c.; notes 2 and 3	t <sub>m</sub>		39	25	20	ms
Break time; 2/3 x T <sub>DP</sub>	M/S = LOW note 4	tb		65	42	34	ms
Make time; 1/3 x T <sub>DP</sub>	M/S = LOW	t <sub>m</sub>		32	21	17	ms
Inter-digit pause; 8 x TDP				776	506	405	
Reset delay time; 1.6 x T <sub>DP</sub>		tid					ms
Access pause time;		<sup>t</sup> rd		155	101	81	ms
32 x T <sub>DP</sub> -t <sub>m</sub> -1/f <sub>CL</sub> Prepulse duration;		t <sub>ap</sub>		3.12	2.03	1.63	S
1/3 x T <sub>DP</sub> Debounce time:		td		32	21	17	ms
min. 5/30 x T <sub>DP</sub>		<sup>t</sup> e min		16.18	10.54	8.45	ms
max.6/30 x 1 DP Initial data entry time		<sup>t</sup> e max		19.41	12.66	10.13	ms
(typ.); t <sub>on</sub> + t <sub>e</sub>		ti		22.0	16.0	13.5	ms
1/3 x T <sub>DP</sub> Debounce time; min. 5/30 x T <sub>DP</sub> max. 6/30 x T <sub>DP</sub> Initial data entry time (typ.);		<sup>t</sup> e min <sup>t</sup> e max		16.18 19.41	10.54 12.66	8.45 10.13	ms ms

## Notes to the PCD3327C timing data

- 1. fpp is 10 Hz when a 441.6 PXE ceramic resonator is used.
- 2. In the n.c. (not connected) condition, the input is drawn to the HIGH state by the internal pull-up current.

<sup>^ \*\*</sup>www.DataSheet4U.com