



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{DS(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package			
				TO-39	TO-92	SOW-20*	Die†
-20V	2.0Ω	-2.0A	-2.4V	TP0602N2	TP0602N3	—	TP0602ND
-40V	2.0Ω	-2.0A	-2.4V	—	TP0604N3	TP0604WG	TP0604ND

* Same as SO-20 with 300 mil wide body.

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Low threshold — -2.4V max.
- High input impedance
- Low input capacitance — 95pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- Logic level interfaces – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note 1: See Package Outline section for dimensions.

Note 2: See Array section for quad pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (puised)	Power Dissipation @ $T_c = 25^\circ\text{C}$	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}^*	I_{DRM}
TO-39	-2.0A	-4.8A	6W	20.8	125	-2.0A	-4.8A
TO-92	-0.75A	-4.2A	1W	125	170	-0.75A	-4.2A
SOW-20	Refer to Arrays & Special Functions Section						

* I_D (continuous) is limited by max rated T_j .


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP0604	-40		V	$V_{GS} = 0V, I_D = -2.0\text{mA}$
		TP0602	-20			
$V_{GS(th)}$	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}, I_D = -1.0\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.0	-4.5	mV/°C	$V_{GS} = V_{DS}, I_D = -1.0\text{mA}$
I_{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero Gate Voltage Drain Current			-10	μA	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
				-1.0	mA	$V_{GS} = 0V, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	-0.4	-0.6		A	$V_{GS} = -5V, V_{DS} = -20V$ $V_{GS} = -10V, V_{DS} = -20V$
		-2.0	-3.3			
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		2.0	3.5	Ω	$V_{GS} = -5V, I_D = -250\text{mA}$
			1.5	2.0		$V_{GS} = -10V, I_D = -1.0A$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.75	1.2	%/°C	$V_{GS} = -10V, I_D = -1.0A$
G_{FS}	Forward Transconductance	0.4	0.6		Ω	$V_{DS} = -20V, I_D = -1.0A$
C_{iss}	Input Capacitance		95	150	pF	$V_{GS} = 0V, V_{DS} = -20V$ $f = 1 \text{ MHz}$
C_{oss}	Common Source Output Capacitance		85	120		
C_{rss}	Reverse Transfer Capacitance		35	60		
$t_{d(ON)}$	Turn-ON Delay Time		5.0	8	ns	$V_{DD} = -20V$ $I_D = -1.0A$ $R_{GEN} = 25\Omega$
t_r	Rise Time		7.0	18		
$t_{d(OFF)}$	Turn-OFF Delay Time		10	15		
t_f	Fall Time		6.0	19		
V_{SD}	Diode Forward Voltage Drop		-1.3	-2.0	V	$V_{GS} = 0V, I_{SD} = -1.5A$
t_{rr}	Reverse Recovery Time		300		ns	$V_{GS} = 0V, I_{SD} = -1.5A$

Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.


Switching Waveforms and Test Circuit




Typical Performance Curves

7


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature




Maximum Rated Safe Operating Area




Thermal Response Characteristics





Typical Performance Curves

BV_{DSS} Variation with Temperature


On-Resistance vs. Drain Current



Transfer Characteristics

 $V_{(th)}$ and R_{DS} Variation with Temperature

Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

