

1M x 4 Bit Static Random Access Memory


The MCM6249A is a 4,194,304 bit static random access memory organized as 1,048,576 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6249A is equipped with chip enable (\bar{E}) and output enable (\bar{G}) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs into high impedance.

The MCM6249A is available in a 400 mil, 32-lead surface-mount SOJ package.

- Single 5 V \pm 10% Power Supply
- Fast Access Time: 20/25/35 ns
- Equal Address and Chip Enable Access Time
- All Inputs and Outputs are TTL Compatible
- Three-State Outputs
- Power Operation: 190/175/160 mA Maximum, Active AC

MCM6249A



WJ PACKAGE
400 MIL SOJ
CASE 857A-02


PIN ASSIGNMENT

A7	1	32	A1
A8	2	31	A0
A9	3	30	A5
A17	4	29	A4
A6	5	28	A19
\bar{E}	6	27	\bar{G}
DQ0	7	26	DQ3
VCC	8	25	VSS
VSS	9	24	VCC
DQ1	10	23	DQ2
\bar{W}	11	22	A2
A13	12	21	A16
A18	13	20	A15
A10	14	19	A14
A11	15	18	A3
A12	16	17	NC

PIN NAMES

A0 - A19	Address Inputs
\bar{W}	Write Enable
\bar{G}	Output Enable
\bar{E}	Chip Enable
DQ0 - DQ3	Data Input/Output
NC	No Connection
VCC	+ 5 V Power Supply
VSS	Ground

BLOCK DIAGRAM



MOT05563

TRUTH TABLE (X = Don't Care)

\bar{E}	\bar{G}	\bar{W}	Mode	I/O Pin	Cycle	Current
H	X	X	Not Selected	High-Z	—	I_{SB1}, I_{SB2}
L	H	H	Output Disabled	High-Z	—	I_{CCA}
L	L	H	Read	D_{out}	Read	I_{CCA}
L	X	L	Write	High-Z	Write	I_{CCA}

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V_{SS}	V_{CC}	- 0.5 to + 7.0	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	- 0.5 to $V_{CC} + 0.5$	V
Output Current (per I/O)	I_{out}	± 20	mA
Power Dissipation	P_D	1.0	W
Temperature Under Bias	T_{bias}	- 10 to + 85	$^{\circ}C$
Operating Temperature	T_A	0 to + 70	$^{\circ}C$
Storage Temperature — Plastic	T_{stg}	- 55 to + 150	$^{\circ}C$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0\text{ V} \pm 10\%$, $T_A = 0$ to + 70 $^{\circ}C$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	- 0.5*	—	0.8	V

* V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width ≤ 2.0 ns).

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})	$I_{kg}(I)$	—	± 1.0	μA
Output Leakage Current ($\bar{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})	$I_{kg}(O)$	—	± 1.0	μA
Output Low Voltage ($I_{OL} = + 8.0$ mA)	V_{OL}	—	0.4	V
Output High Voltage ($I_{OH} = - 4.0$ mA)	V_{OH}	2.4	—	V

POWER SUPPLY CURRENTS

Parameter	Symbol	Min	Typ	Max	Unit
AC Active Supply Current ($I_{out} = 0$ mA, $V_{CC} = \text{max}$) MCM6249A-20: $t_{AVAV} = 20$ ns MCM6249A-25: $t_{AVAV} = 25$ ns MCM6249A-35: $t_{AVAV} = 35$ ns	I_{CC}	—	175 160 145	190 175 160	mA
AC Standby Current ($V_{CC} = \text{max}$, $\bar{E} = V_{IH}$, No other restrictions on other inputs) MCM6249A-20: $t_{AVAV} = 20$ ns MCM6249A-25: $t_{AVAV} = 25$ ns MCM6249A-35: $t_{AVAV} = 35$ ns	I_{SB1}	—	50 40 35	60 50 40	mA
CMOS Standby Current ($\bar{E} \geq V_{CC} - 0.2$ V, $V_{in} \leq V_{SS} + 0.2$ V or $\geq V_{CC} - 0.2$ V) ($V_{CC} = \text{max}$, $f = 0$ MHz)	I_{SB2}	—	10	15	mA

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance All Inputs Except Clocks and DQs E, G, W	C _{in}	4	6	pF
	C _{ck}	5	8	pF
Input/Output Capacitance DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.0 V Output Timing Measurement Reference Level 1.5 V
 Input Rise/Fall Time 2 ns Output Load See Figure 1A
 Input Timing Measurement Reference Level 1.5 V

READ CYCLE TIMING (See Note 1)

Parameter	Symbol	MCM6249A-20		MCM6249A-25		MCM6249A-35		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read Cycle Time	t _{AVAV}	20	—	25	—	35	—	ns	2, 3
Address Access Time	t _{AVQV}	—	20	—	25	—	35	ns	
Enable Access Time	t _{ELQV}	—	20	—	25	—	35	ns	4
Output Enable Access Time	t _{GLQV}	—	6	—	8	—	10	ns	
Output Hold from Address Change	t _{AXQX}	5	—	5	—	5	—	ns	
Enable Low to Output Active	t _{ELQX}	5	—	5	—	5	—	ns	5, 6, 7
Output Enable Low to Output Active	t _{GLQX}	0	—	0	—	0	—	ns	5, 6, 7
Enable High to Output High-Z	t _{EHQZ}	0	9	0	10	0	12	ns	5, 6, 7
Output Enable High to Output High-Z	t _{GHQZ}	0	9	0	10	0	12	ns	5, 6, 7
Power Up Time	t _{ELICCH}	0	—	0	—	0	—	ns	
Power Down Time	t _{EHICCL}	—	20	—	25	—	35	ns	

NOTES:

1. W is high for read cycle.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
3. All read cycle timings are referenced from the last valid address to the first transitioning address.
4. Addresses valid prior to or coincident with E going low/E going high.
5. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. Device is continuously selected (E ≤ V_{IL}, G ≤ V_{IL}).

AC TEST LOADS

TIMING LIMITS




Figure 1A






Figure 1B

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with \bar{E} going low/ \bar{E} going high.


WRITE CYCLE 1 (\overline{W} Controlled, See Notes 1, 2, and 3)

Parameter	Symbol	MCM6249A-20		MCM6249A-25		MCM6249A-35		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	20	—	25	—	35	—	ns	4
Address Setup Time	t_{AVWL}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	15	—	17	—	20	—	ns	
Write Pulse Width	t_{WLWH} , t_{WLEH}	15	—	17	—	20	—	ns	
Data Valid to End of Write	t_{DVWH}	10	—	10	—	15	—	ns	
Data Hold Time	t_{WHDX}	0	—	0	—	0	—	ns	
Write Low to Data High-Z	t_{WLQZ}	0	9	0	10	0	15	ns	5,6,7
Write High to Output Active	t_{WHQX}	5	—	5	—	5	—	ns	5,6,7
Write Recovery Time	t_{WHAX}	0	—	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
4. All write cycle timings are referenced from the last valid address to the first transitioning address.
5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. At any given voltage and temperature, t_{WLQZ} max < t_{WHQX} min both for a given device and from device to device.

WRITE CYCLE 1 (\overline{W} Controlled, See Notes 1, 2, and 3)




WRITE CYCLE 2 (\bar{E} Controlled, See Notes 1, 2, and 3)

Parameter	Symbol	MCM6249A-20		MCM6249A-25		MCM6249A-35		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	20	—	25	—	35	—	ns	4
Address Setup Time	t_{AVEL}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVEH}	15	—	17	—	20	—	ns	
Enable Pulse Width	t_{ELEH} , t_{ELWH}	15	—	17	—	20	—	ns	5,6
Write Pulse Width	t_{WLEH}	15	—	17	—	20	—	ns	
Data Valid to End of Write	t_{DVEH}	10	—	10	—	15	—	ns	
Data Hold Time	t_{EHDX}	0	—	0	—	0	—	ns	
Write Recovery Time	t_{EHAX}	0	—	0	—	0	—	ns	


NOTES:

1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
3. If \bar{G} goes low coincident with or after \bar{W} goes low, the output will remain in a high-impedance state.
4. All write cycle timing is referenced from the last valid address to the first transitioning address.
5. If \bar{E} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance condition.
6. If \bar{E} goes high coincident with or before \bar{W} goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2 (\bar{E} Controlled, See Notes 1, 2, and 3)




ORDERING INFORMATION
(Order by Full Part Number)



Full Part Numbers — MCM6249AWJ20 MCM6249AWJ20R2
MCM6249AWJ25 MCM6249AWJ25R2
MCM6249AWJ35 MCM6249AWJ35R2

PACKAGE DIMENSIONS

WJ PACKAGE 400 MIL SOJ CASE 857A-02



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TO BE DETERMINED AT PLANE -T-
4. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
5. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
6. 857A-01 IS OBSOLETE, NEW STANDARD 857A-02.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.83	21.08	0.820	0.830
B	10.03	10.29	0.395	0.405
C	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.89	1.14	0.035	0.045
L	0.64 BSC		0.025 BSC	
N	0.76	1.14	0.030	0.045
P	11.05	11.30	0.435	0.445
R	9.27	9.52	0.365	0.375
S	0.77	1.01	0.030	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609
INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MOTOROLA

