

Single Channel 6-18 GHz 1 Watt Power Amplifier MMIC

_		
	Description	The iTR61810 is a fully monolithic power amplifier operating over the 6.0 to 18.0 GHz frequency band. The amplifier uses a 0.25 micron Pseudomorphic High Electron Mobility Transistor (PHEMT) process to maximize efficiency and output power. The chip configuration incorporates two stages of reactively combined amplifiers at the output preceded by an input amplifier stage. This single channel amplifier provides typically, 21 dB small signal gain and 31 dBm output power at 1 dB gain compression.
v.Data	Features	 21 dB Typical Small Signal Gain 2.0:1 Typical Input VSWR, 2.5:1 Typical Output VSWR 31 dBm Output Power at 1 dB Gain Compression 32 dBm Output Power at 3 dB Gain Compression 22% Typical Power Added Efficiency at 1 dB Gain Comp Chip size: 6.55 mm x 2.67 mm x 0.1 mm
	Absolute Ratings	ParameterSymbolValueUnitPositive Drain DC VoltageVp8.5VNegative DC VoltageVg-2VSimultaneous (Vp-Vg)Vpg+10.5VRF CW Input Power (50 Ω source)Pin-27dBmDrain CurrentIp1.2AStorage TemperatureTstg-55 to +125°COperating Base Plate TempTc-40 to +85°CThermal ResistanceRjc12°C/W
	Electrical Characteristics (at 25°C) 50 Ω system, Vd=+8V, Quiescent Current (Idq=600 mA)	ParameterMinTypMaxUnitFrequency Range6.018.0GHzSmall Signal Gain1521dBP1dB Compression2831dBmP3dB Compression3032dBmPAE at 1dB Gain Comp.1222%
		Note: 1. Typical range of the negative gate voltage is -1 to 0V to set a typical I _{DQ} of 600 mA.
	www.iterrac.com	This is a Production data sheet. See "Product Status Definitions"iTerra Communicationson Web site or catalog for product development status.2400 Geng Road, Ste. 100, Palo Alto, CA 94303R3.1 Sept. 15, 2004 Doc. 1320Page 1 of 6



Single Channel 6-18 GHz 1 Watt Power Amplifier MMIC

Application Information	 CAUTION: THIS IS AN ESD SENSITIVE DEVICE Chip carrier material should be selected to have GaAs compatible thermal coefficient of expansion and high thermal conductivity such as copper molybdenum or copper tungsten. The chip carrier should be machined, finished flat, plated with gold over nickel and should be capable of withstanding 325°C for 15 minutes. Die attachment for power devices should utilize Gold/Tin (80/20) eutectic alloy solder and should avoid hydrogen environment for PHEMT devices. Note that the backside of the chip is gold plated and is used as RF and DC Ground. These GaAs devices should be handled with care and stored in dry nitrogen environment to prevent contamination of bonding surfaces. These are ESD sensitive devices and should be handled with appropriate precaution including the use of wrist-grounding straps. All die attach and wire/ribbon bond equipment must be well grounded to prevent static discharges through the device. Recommended wire bonding uses 3 mils wide and 0.5 mil thick gold ribbon with lengths as short as practical allowing for appropriate stress relief. The RF input and output bonds should be typically 0.012" long corresponding to a typical 2 mil gap between the chip and the substrate material.
Figure 1 Functional Block Diagram	Vg O G RF IN O RF OUT Vg O Vd
Figure 2 Chip Layout and Bond Pad Locations (Chip size = 6.55mm x 2.67mm x 100µm. Back of Chip is RF and DC Ground)	78 78 101.8 105.3 94.4 VG 94.4 94.4 59.5 RF 48.1 0UT
	13.2 5.8 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0
www.iterrac.com	This is a Production data sheet. See "Product Status Definitions"iTerra Communicationson Web site or catalog for product development status.2400 Geng Road, Ste. 100, Palo Alto, CA 94303R3.1 Sept. 15, 2004 Doc. 1320Page 2 of 6



Single Channel 6-18 GHz 1 Watt Power Amplifier MMIC

Application Note	 Scope: This application note briefly describes the procedure for evaluating the iTR61810, high efficiency 0.25 µm PHEMT Single-Channel Amplifier. The chip configuration incorporates two stages of reactively combined amplifiers at the output preceded by an input amplifier stage. Carrier Assembly: The attached drawing shows a recommended off chip bias scheme for the iTR61810. The MMIC is mounted on a Cu shim or ridge, which in turn blazed to Cu-Mo-Cu, or Cu-W, or Mo carrier with alumina 50-ohm microstrip lines for in/out RF connections and off-chip DC bias components. The drawing shows the placement of components and bond wire connections. The following should be noted:
	 (1) 1 mil gold bond wires are used on the carrier assembly. (2) Use 3-1 mil gold wires about 25 mils in length for optimum RF performance. (3) V_G: Gate Voltage (negative) input terminal for amplifier stages. For best results, the gate supply should have a source resistance less than 100 ohms. (4) V_D: Drain Voltage (positive) input terminal for amplifier stages. (5) V_G and V_D on both sides of the MMIC must be biased to insure proper operation. (6) Bias decoupling capacitors of 0.01 μF (multilayer) and 100 pF (single layer) are used on the carrier. (7) Close placement of external components is essential to stability. (8) The test fixture may require a pair of 25 μF capacitor on the drain and gate(optional) bias terminals to prevent oscillations caused by the test fixture connections. (9) For Laboratory testing, use good power supplies. Set current limits on supplies to RF drive-up current level. Keep supply wire/leads as short as possible and if required use additional bypass capacitors at the fixture terminals.
Figure 3 Recommended Application Schematic Circuit Diagram	Drain Supply $(V_D = +8 V)^*$ Bond Wire Ls RF IN Ground (Back of Chip) 100pF H H H H H H H H
www.iterrac.com	This is a Production data sheet. See "Product Status Definitions" on Web site or catalog for product development status.iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937 Fax(650) 424-1938R3.1 Sept. 15. 2004 Doc. 1320Page 3 of 6











