


**BÚH417** 


# CRT HORIZONTAL DEFLECTION HIGH VOLTAGE NPN FASTSWITCHING TRANSISTOR

- HIGH BREAKDOWN VOLTAGE CAPABILITY
- FULLY INSULATED PACKAGE FOR EASY MOUNTING
- LOW SATURATION VOLTAGE
- HIGH SWITCHING SPEED
- COMPLETE CHARACTERIZATION OF POWER LOSSES AND SWITCHING TIMES AS A FUNCTION OF NEGATIVE BASE CUR-RENT FOR OPTIMUM DRIVE

## **APPLICATIONS:**

- HORIZONTAL DEFLECTION STAGE IN STANDARD AND HIGH RESOLUTION DIS-PLAYS FOR TV's AND MONITORS
- SWITCHING POWER SUPPLY FOR TV's AND MONITORS





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>СВО</sub>	Collector-Base Voltage (I <sub>E</sub> = 0)	1700	V
V <sub>CEO</sub>	Collector-Emitter Voltage (I <sub>B</sub> = 0)	700	V
V <sub>EBO</sub>	Emitter-Base Voltage (I <sub>C</sub> = 0)	10	V
Ic	Collector Current	7	Α
Ісм	Collector Peak Current (tp < 5 ms)	12	Α
lв	Base Current	4	Α
Івм	Base Peak Current (tp < 5 ms)	7	Α
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	55	W
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

## THERMAL DATA


R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	2.27	°C/W

# **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25 °C unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
ICES	Collector Cut-off Current (V <sub>BE</sub> = 0)	V <sub>CE</sub> = 1700 V V <sub>CE</sub> = 1700 V T <sub>j</sub> = 125 °C			1 2	mA mA
I <sub>EBO</sub>	Emitter Cut-off Current (Ic = 0)	V <sub>EB</sub> = 5 V			100	μА
V <sub>CEO(sus)</sub>	Collector-Emitter Sustaining Voltage	Ic = 100 mA	700			<b>&gt;</b>
V <sub>EBO</sub>	Emitter-Base Voltage (I <sub>C</sub> = 0)	l <sub>E</sub> = 10 mA	10			<b>v</b>
V <sub>CE(sat)</sub> *	Collector-Emitter Saturation Voltage	I <sub>C</sub> = 4 A I <sub>B</sub> = 1 A			1.5	٧
V <sub>BE(sat)</sub> *	Base-Emitter Saturation Voltage	Ic = 4 A I <sub>B</sub> = 1 A			1.3	٧
h <sub>FE</sub> *	DC Current Gain	I <sub>C</sub> = 4 A V <sub>CE</sub> = 5 V I <sub>C</sub> = 4 A V <sub>CE</sub> = 5 V T <sub>j</sub> = 100 °C	6 4			
ts tf	RESISTIVE LOAD Storage Time Fall Time	$V_{CC} = 400 \text{ V}$ $I_C = 4 \text{ A}$ $I_{B1} = 1 \text{ A}$ $I_{B2} = 2 \text{ A}$		2.1 140	3.2 210	μs ns
t <sub>s</sub> t <sub>f</sub>	INDUCTIVE LOAD Storage Time Fall Time			4.3 370		μs ns
ts tf	INDUCTIVE LOAD Storage Time Fall Time	$\begin{array}{l} I_{C} = 4 \; A \qquad f = 31250 \; Hz \\ I_{B1} = 1 \; A \qquad I_{B2} = 2 \; A \\ V_{ceflyback} = 1200 \; sin \bigg( \frac{\pi}{5}  10^6 \bigg) t  V \end{array}$		4.3 330		μs ns

<sup>\*</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %


# Safe Operating Areas




# Thermal Impedance




## **Derating Curves**




# Collector-Emitter Saturation Voltage




## Reverse Biased SOA




## DC Current Gain



Base-Emitter Saturation Voltage




## Switching Time Resistive Load






#### Power Losses at 16 KHz



#### Power Losses at 32 KHz




#### **BASE DRIVE INFORMATION**


A fundamental parameter of high voltage power transistors like those used in the horizontal deflection stage is their junction temperature Tj, which, in turn, depends on the power dissipation. This parameter turns out to influence the system reliability under normal operation. Based on that, SGS-THOMSON has introduced a new dynamic, application-oriented characterization differing from the traditional data given in most datasheets.

In order to saturate the power switch and reduce conduction losses, adequate direct base current  $I_{B1}$  has to be provided for the lowest gain  $h_{FE}$  at  $T_j = 100$  °C (line scan phase). On the other hand, negative base current  $I_{B2}$  must be provided for

Switching Time Inductive Load at 16 KHz (see figure 2)



Switching Time Inductive Load at 32 KHz (see figure 2)



the transistor to be turned off (retrace phase). Most of the dissipation, especially in the deflection application, occurs at switch-off so it is essential to determine the value of  $l_{\rm B2}$  which minimizes power losses, fall time  $t_{\rm f}$  and, consequently,  $T_{\rm f}$ . A new set of curves have been defined to give total power losses,  $t_{\rm s}$  and  $t_{\rm f}$  as a function of  $l_{\rm B2}$  at both 16 KHz and 32 KHz scanning frequencies for choosing the optimum negative drive. The test circuit is illustrated in fig. 1.

Inductance L1 serves to control the slope of the negative base current  $l_{\rm B2}$  in order that excess carriers in the collector recombine when base current is still present, thus avoiding any tailing phenomenon in the collector current. This effect

is, in any case, markedly reduced intrinsically by adopting the hollow emitter technology.

The values of L and C are calculated from the following equations:

$$\frac{1}{2}L\left(I_{C}\right)^{2} = \frac{1}{2}C\left(V_{CEfly}\right)^{2}$$

#### **RBSOA INFORMATION**

During turn-off with an inductive load, the power transistor has to withstand high voltages and high currents simultaneously with negative base-to-emitter voltage V<sub>BEoff</sub>. Very often it has to reach a working area above V<sub>CEO</sub>, remaining there all the time needed for the collector current I<sub>C</sub> to fall to zero. The safe operation for the power transistor under these conditions is specified by RBSOA (Reverse Bias Safe Operating Area) which repre-

$$\omega = 2 \pi f = \frac{1}{\sqrt{LC}}$$

Where I<sub>C</sub>= operating collector current, V<sub>CEffy</sub>= flyback voltage, f= frequency of oscillation during retrace.

sents the permissible I<sub>C</sub>-V<sub>CE</sub> locus within which proper operation is guaranteed. RBSOA is strongly dependent on the circuit topology and is valid only under specified drive conditions. High voltage Multiepitaxial Fastswitching transistors of the BUH series have been optimized to give improved RBSOA to suit off-line switch mode power supplies applications.

Figure 1: Test Circuits for Dynamic Characterization.




Figure 2: Switching Waveforms in a Deflection Circuit

