





## Power MOSFET

PRODUCT SUMMARY		
V <sub>DS</sub> (V)	400	
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V	3.6
Q <sub>g</sub> (Max.) (nC)		12
Q <sub>gs</sub> (nC)		1.9
Q <sub>gd</sub> (nC)		6.5
Configuration	Single	



## FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR310/SiHFR310)
- Straight Lead (IRFU310/SiHFU310)
- Available in Tape and Reel
- Fast Switching
- Fully Avalanche Rated
- Lead (Pb)-free Available



## DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION					
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free	IRFR310PbF	IRFR310TRLPbF <sup>a</sup>	IRFR310TRPbF <sup>a</sup>	IRFR310TRRPbF <sup>a</sup>	IRFU310PbF
	SiHFR310-E3	SiHFR310TL-E3 <sup>a</sup>	SiHFR310T-E3 <sup>a</sup>	SiHFR310TR-E3 <sup>a</sup>	SiHFU310-E3
SnPb	IRFR310	IRFR310TRL <sup>a</sup>	IRFR310TR <sup>a</sup>	-	IRFU310
	SiHFR310	SiHFR310TL <sup>a</sup>	SiHFR310T <sup>a</sup>	-	SiHFU310

## Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T <sub>C</sub> = 25 °C, unless otherwise noted					
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	400	
Gate-Source Voltage			V <sub>GS</sub>	± 20	V
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C	I <sub>D</sub>	1.7	A
		T <sub>C</sub> = 100 °C		1.1	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	6.0	
Linear Derating Factor				0.20	W/°C
Linear Derating Factor (PCB Mount) <sup>e</sup>				0.020	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	86	mJ
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	1.7	A
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	2.5	mJ
Maximum Power Dissipation	T <sub>C</sub> = 25 °C		P <sub>D</sub>	25	W
Maximum Power Dissipation (PCB Mount) <sup>e</sup>	T <sub>A</sub> = 25 °C			2.5	
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	4.0	V/ns
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s			260 <sup>d</sup>	



### THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mounted, steady-state) <sup>a</sup>	R <sub>thJA</sub>	-	50	°C/W
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	110	
Maximum Junction-to-Case	R <sub>thJC</sub>	-	5.0	

**Note**

a. When mounted on 1" square PCB ( FR-4 or G-10 material).

### SPECIFICATIONS T<sub>J</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
<b>Static</b>								
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		400	-	-	V	
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.47	-	V/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		2.0	-	4.0	V	
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V		-	-	25	μA	
		V <sub>DS</sub> = 320 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	250		
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 1.0 A <sup>b</sup>	-	-	3.6	Ω	
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 1.0 A <sup>b</sup>		0.97	-	-	S	
<b>Dynamic</b>								
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5 <sup>c</sup>		-	170	-	pF	
Output Capacitance	C <sub>oss</sub>			-	34	-		
Reverse Transfer Capacitance	C <sub>rss</sub>			-	6.3	-		
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 2.0 A, V <sub>DS</sub> = 320 V, see fig. 6 and 13 <sup>b, c</sup>	-	-	12	nC	
Gate-Source Charge	Q <sub>gs</sub>			-	-	1.9		
Gate-Drain Charge	Q <sub>gd</sub>			-	-	6.5		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 200 V, I <sub>D</sub> = 2.0 A, R <sub>G</sub> = 24 Ω, R <sub>D</sub> = 95 Ω, see fig. 10 <sup>b, c</sup>		-	7.9	-	ns	
Rise Time	t <sub>r</sub>			-	9.9	-		
Turn-Off Delay Time	t <sub>d(off)</sub>			-	21	-		
Fall Time	t <sub>f</sub>			-	11	-		
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L <sub>S</sub>			-	7.5	-		
<b>Drain-Source Body Diode Characteristics</b>								
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.7	A	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	6.0		
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 1.7 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	1.6	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = 2.0 A, dI/dt = 100 A/μs <sup>b</sup>		-	240	540	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.85	1.6	μC	
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )						



**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics,  $T_C = 150^\circ\text{C}$








Fig. 4 - Normalized On-Resistance vs. Temperature





**KERSEMI**




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit







Fig. 12b - Unclamped Inductive Waveforms



**Fig. 12c - Maximum Avalanche Energy vs. Drain Current**



**Fig. 13a - Basic Gate Charge Waveform**



**Fig. 13b - Gate Charge Test Circuit**




Fig. 14 - For N-Channel