

BUJ105AD Silicon diffused power transistor Rev. 2 – 3 November 2011

Product data sheet

1. Product profile

1.1 General description

High-voltage, high-speed planar-passivated NPN power switching transistor in a SOT428 (D-PAK) surface mounted package.

1.2 Features and benefits

Low thermal resistance
 Fast switching

1.3 Applications

- Electronic lighting ballast
- Inverters

1.4 Quick reference data

- V_{CESM} ≤ 700 V
- $P_{tot} \le 80 \text{ W}$

- DC-to-DC convertersMotor control systems
- I_C ≤ 8 A
 h_{FEsat} = 11 (typ)

2. Pinning information

Table 1.	Pinning		
Pin	Description	Simplified outline	Symbol
1	base		
2	collector	[1] mb	2
3	emitter		
mb	mounting base; connected to collector	()	
			3
		1 3	sym056
		SOT428 (D-PAK)	

[1] It is not possible to make a connection to pin 2 of the SOT428 (D-PAK) package.



3. Ordering information


Table 2. Ordering	g information		
Type number	Package		
	Name	Description	Version
BUJ105AD	D-PAK	plastic single-ended surface mounted package; 3 leads (one lead cropped)	SOT428

4. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V _{CESM}	peak collector-emitter voltage	$V_{BE} = 0 V$	-	700	V
V _{CEO}	collector-emitter voltage	open base	-	400	V
V _{CBO}	collector-base voltage	open emitter	-	700	V
I _C	collector current (DC)		-	8	А
I _{CM}	peak collector current		-	16	А
I _B	base current (DC)		-	4	А
I _{BM}	peak base current		-	8	А
P _{tot}	total power dissipation	T_{mb} = \leq 25 °C; see <u>Figure 1</u>	-	80	W
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	150	°C



5. Thermal characteristics

Table 4.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 2	-	-	1.56	K/W
R _{th(j-a)}	thermal resistance from junction to ambient		<u>[1]</u> _	75	-	K/W

[1] Device mounted on a printed-circuit board; minimum footprint



6. Characteristics

Table 5. Characteristics

 $T_{mb} = 25 \ ^{\circ}C$; unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
I _{CES}	collector-emitter cut-off current	$V_{BE} = 0 V; V_{CE} = V_{CESMmax}$	<u>[1]</u> _	-	0.2	mA
		$V_{BE} = 0 \text{ V}; V_{CE} = V_{CESMmax}; T_j = 125 \text{ °C}$	<u>[1]</u> _	-	0.5	mA
I _{CBO}	collector-base cut-off current	$V_{BE} = 0 V; V_{CE} = V_{CESMmax}$	<u>[1]</u> _	-	0.2	mA
I _{CEO}	collector-emitter cut-off current	$V_{CEO} = V_{CEOMmax} = 400 V$	<u>[1]</u> _	-	0.1	mA
I _{EBO}	emitter-base cut-off current	$V_{EB} = 9 V; I_C = 0 A$	-	-	1	mA
V _{CEOsus}	collector-emitter sustaining voltage	$I_B = 0 A$; $I_C = 10 mA$; L = 25 mH; see <u>Figure 3</u> and <u>4</u>	400	-	-	V
V _{CEsat}	collector-emitter saturation voltage	I_{C} = 4.0 A; I_{B} = 0.8 A; see <u>Figure 11</u>	-	0.3	1.0	V
V _{BEsat}	base-emitter saturation voltage	$I_{C} = 4.0 \text{ A}; I_{B} = 0.8 \text{ A}; \text{ see } \frac{\text{Figure } 12}{12}$	-	1.0	1.5	V
h _{FE}	DC current gain	$I_{C} = 1 \text{ mA}; V_{CE} = 5 \text{ V}$	10	14	34	
		$I_C = 500 \text{ mA}; V_{CE} = 5 \text{ V}; \text{ see } \frac{\text{Figure 10}}{10}$	13	23	36	
h _{FEsat}	DC saturation current gain	$I_{C} = 4.0 \text{ A}; V_{CE} = 5 \text{ V}$	8	11	15	
BUJ105AD	All	information provided in this document is subject to legal disclaimers.		© N>	(P B.V. 2011.	All rights reser
		B B B B B B B B B B				

BUJ105AD

Silicon diffused power transistor

Table 5. $T_{mb} = 25$	Characteristics continued <i>°</i> C; unless otherwise specified.					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dynamic	characteristics					
Switching	times (resistive load); see Figure	<u>5</u> and <u>6</u>				
t _{on}	turn-on time	I_{Con} = 5 A; I_{Bon} = $-I_{Boff}$ = 1 A; R_L = 75 Ω	-	0.65	1	μS
t _{stg}	storage time		-	1.8	2.5	μS
t _f	fall time		-	0.3	0.5	μS
Switching	times (inductive load); see Figure	<u>ə 7</u> and <u>8</u>				
t _{stg}	storage time	$I_{Con} = 5 \text{ A}; I_{Bon} = 1 \text{ A}; L_B = 1 \mu\text{H};$	-	1.2	1.7	μS
t _f	fall time	$V_{BB} = -5 V$	-	20	50	ns
Switching	times (inductive load); see Figure	<u>ə 7</u> and <u>8</u>				
t _{stg}	storage time	$I_{Con} = 5 \text{ A}; I_{Bon} = 1 \text{ A}; L_B = 1 \mu\text{H};$	-	1.4	1.9	μS
t _f	fall time	V _{BB} = -5 V; T _j = 100 °C	-	25	100	ns


[1] Measured with half sine-wave voltage (curve tracer).



NXP Semiconductors

BUJ105AD


Silicon diffused power transistor



NXP Semiconductors

BUJ105AD

Silicon diffused power transistor




BUJ105AD

NXP Semiconductors

BUJ105AD

Silicon diffused power transistor



Epoxy meets requirements of UL94 V-0 at ¹/₈ inch.

Silicon diffused power transistor

8. Package outline




Fig 16. Package outline SOT428 (SC-63)


All information	provided i	n this	document	is	subject	to	legal	disclaim	ers.

BUJ105AD

© NXP B.V. 2011. All rights reserved.

Silicon diffused power transistor

9. Mounting



BUJ105AD

10. Revision history

Table 6. Revision	history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUJ105AD v.2	20111103	Product data sheet	-	BUJ105AD v.1
Modifications:	guidelines o	of this data sheet has bee of NXP Semiconductors. have been adapted to the	0 17	,
BUJ105AD v.1	20041214	Product data sheet	-	-

11. Legal information

11.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

11.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

BUJ105AD Product data sheet

Silicon diffused power transistor

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

12. Contact information

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Silicon diffused power transistor

13. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 3
6	Characteristics 3
7	Package information 7
8	Package outline 8
9	Mounting 9
10	Revision history 10
11	Legal information 11
11.1	Data sheet status 11
11.2	Definitions 11
11.3	Disclaimers 11
11.4	Trademarks 12
12	Contact information 12
13	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 November 2011 Document identifier: BUJ105AD