MD32256FKX


256K x 32 CMOS DRAM Module

262,144 x 32 CMOS High Speed Dynamic RAM


Features

Row Access Times of 100/120/150 ns Onboard Address Latching Onboard Address Multiplexing **Byte Write Facility** CAS Before RAS Refresh RAS Only Refresh **Directly TTL Compatible** MemConfig Option for Transputer Applications 512 Cycle Refresh in 8 ms (max)

Block Diagram




ADVANCE PRODUCT NFORMATION



Power (+5V)

Ground



 V_{cc}

Issue 3.0: September 1988 MD32256FKX-10/12/15

Absolute Maximum Ratings

Voltage Range on any pin	-1 to $V_{\rm CC}^{+0.3}$	V
Voltage Range on V _{cc}	0 to 7	٧
Short Circuit Output Current	50	mA
Power Dissipation	8	W
Operating Free-air Temperature Range	0 to 70	٥C
Storage Temperature	-65 to +150	°C

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{cc}	4.5	5.0	5.5	V
Input High Voltage	VIH	2.4	-	6.5	V
Input Low Voltage	V _{ii}	-2.0	-	0.8	V
Output High Voltage	V _{OH}	2.4	-	V_{cc}	V
Output Low Voltage	V _{OL}	0	-	0.4	V
Operating Temperature	T T	0	-	70	∘C
	T _{al}	-40	-	85	°C (32256FKXI)

Capacitance ($V_{cc}=5V\pm10\%, T_a=25$ °C)

Parameter		Symbol	Test Condition	typ	max	Unit
I/P Capacitance						
	AS, RAS, OE	$C_{_{\mathrm{IN1}}}$	$V_{_{N1}} = 0V$	-	56	pF
	MemWrB0-3	C _{iN2}	$V_{1N2}^{(N)} = 0V$	-	14	pF
	ALE	C _{IN3}	$V_{N3}^{N2} = 0V$	-	10	pF
	AMUX	C _{IN4}	$V_{_{IN4}} = 0V$	-	15	pF
I/O Capacitance,	AD0 - AD31	C'NO	$V_{vo}^{mer} = 0V$	-	17	pF

DC Electrical Characteristics

			-1	0	-12 &		
Parameter	Symbol	Test Condition	min	max	min	max	Unit
Input Leakage Current							
CAS, RAS, MemWrB0-3, OE	ال		-	+/-80	-	+/-80	μA
AD2 - AD19			-600	20	-600	20	μA
ALE			-1200	40	-1200	40	μA
AMUX			-1800	60	-1800	60	μA
I/O Leakage Current	lie Lie		-	+/-80	-	+/-80	μ Α
Read/Write Cycle Current	l _{cc1}		_	685	-	645	mA
Standby Current	l _{cc2}	V _ы =5.5V	-	110	-	110	mΑ
Average Refresh Current	I _{cc3}	IH	-	645	-	605	mA

AC Test Conditions

- * Input pulse levels: Gnd to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF
- * Vcc=5V±10%

Description

The MD32256FKX is a high speed 8,388,608 bit Dynamic Random Access Memory organised as 262,144 words of 32 bits each. Although designed primarily for use with Transputers, it can be used with any system which supports Dynamic Memory and a 32 bit Multiplexed Address / Data Bus. Information on interfacing this part with both Transputers and other systems is given below.

Transputer Operation

Four different Memory Configuration options are provided via the MemConfig pin. This pin is connected, at the manufacturing stage, to one of the Address / Data pins AD4, AD5, AD6, AD7, the particular option specified by the customer when ordering. This allows for a wide range of memory speed and Transputer speed configurations to be used, depending on the application, as shown in the table below.

Momore	Transputer Speed (MHz)											
Invernory	15				17			20				
Memory Speed (nS)	AD LINK			AD LINK			AD LINK					
(113)	4	5	6	7	4	5	6	7	4	5	6	7
100	•	•	•	•		•	•	•			•	•
120		•	•	•			•	•			•	•
150			•	•			•	•				•

Indicates allowable combination

Connections to the Transputer are as follows:

Transputer Pin	MD32256 Pin
MemnotWrD0	AD0
MemnotRfD1	AD1
MemAD2-MemAD31	AD2-AD31
notMemS0	ALE
notMemS1	RAS
notMemS2	AMUX
notMemS3	CAS
MemConfig	MemConfig
notMemRd	OE
notMemWrB0-3	MemWrB0-3

General Operation

The MD32256 is a 256K x 32 bit Dynamic Memory with a multiplexed Address / Data bus. This device has on board address latches and address multiplexing, which reduces the complexity of external circuitry. This data sheet descibes the use of this memory in normal READ and WRITE modes and EARLY WRITE mode, as well as two types of REFRESH.

Address AD2 - AD19

18 Address bits are required to decode 1 of 256K locations. This 18 bit address is converted by the on board circuitry to two 9 bit addresses for use by the 256K x 4 DRAMS used, and strobed into the DRAMS by using the RAS and CAS control inputs.

MemWrB0 - MemWrB3

The READ or WRITE mode is selected by these inputs, a separate input provided for each byte, the least significant byte controlled by MemWrB0. A logic high on these inputs selects the READ mode and a logic low selects the WRITE mode. The data input is disabled when the READ mode selected. When MemWrB0 - 3 go low prior to CAS (early write), data out will remain in the high impedance state for the entire cycle, permitting a WRITE operation with \overline{OE} grounded.

Data IN AD0 - AD31

Data is written during a WRITE or EARLY WRITE cycle. In an EARLY WRITE cycle, MemWrB0-3 are brought low before CAS and the data is strobed by CAS. In a WRITE cycle, CAS is already low so the data is strobed in by MemWrB0-3; note that OE must be high to put the output buffers into a high impedance state before placing data onto AD0 - AD31.

See diagrams showing WRITE and EARLY WRITE waveforms for detailed timing.

Data OUT AD0 - AD31

The three state output buffer is in the high impedance state until both CAS and RAS are brought low. In a READ cycle the output becomes valid after the access time interval t_{CAC}, and remains valid while CAS and OE are low. Either CAS or OE going high returns it to the high impedance state.

See diagram showing READ waveform for detailed timing.

Output Enable OE

When \overline{OE} is high the output buffers are in the high impedance state. Bringing \overline{OE} low during a normal cycle will place the output buffers in the low impedance state, as long as \overline{RAS} and \overline{CAS} are low as well. If either \overline{OE} or \overline{CAS} are brought high the buffers will return to the high impedance state.

Address Latch Enable ALE

On the high to low transition of ALE the address on the lines AD2 - AD19 is latched, and remains latched until ALE goes high. With ALE low these latches operate transparently i.e. the data on the outputs follows the inputs.

Address Latch Multiplex AMUX

When \overline{AMUX} is high the address on AD2 - AD10 (row address) is presented to the DRAMS and is latched onto them when \overline{RAS} goes low. When \overline{AMUX} is low the address on AD11 - AD19 is used, and latched onto the DRAMS when \overline{CAS} goes low.

Refresh RAS Only

A refresh operation must be performed once every 8 ms to retain stored data, achieved by strobing one of the 512 rows. A normal READ or WRITE cycle will refresh all of the bits in each row that is selected. For RAS only refresh, CAS is held high and an externally generated row address must be supplied on AD2 - AD10.

See diagram showing RAS only refresh for detailed timing.

Refresh CAS Before RAS

The refresh address can be generated automatically by bringing \overline{CAS} low earlier than \overline{RAS} and holding it low while cycling \overline{RAS} . In this mode the external address is ignored.

Power Up

To achieve correct device operation, after $V_{\rm CC}$ has reached its full level a delay of 200us is required followed by eight initialisation cycles (READ, WRITE or REFRESH).

Electrical Characteristics & Recommended AC Operating Conditions

			-10	-	12		-15		
Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	190	-	220	-	260	-	ns	2
Transition Time	t _T	3	50	3	50	3	50	ns	
Non-static Column Decode Mode	,								
Pulse Duration, RAS Low	t _{ras}	100	10000	120	10000	150	10000	ns	
Delay Time, RAS Low to CAS Low	t _{RCD}	25	50	25	60	30	75	ns	8 & 10
Delay Time, CAS Low to RAS High	t _{RSH}	50	-	60	-	75	-	ns	8
Pulse Duration, RAS High (Precharge)	t _{RP}	80	_	90	-	100	-	ns	
Delay Time, RAS Low to CAS High	t _{CSH}	100	-	120	-	150		ns	
Delay Time, CAS High to RAS Low	t _{CRP}	10	_	10	-	10	-	ns	
Pulse Duration, CAS Low	t _{CAS}	50	10000	60	10000	75	10000	ns	
Column Address Setup Time Before	CAS		, 0000	•		. •			
CAS Low	t	0	_	0	_	0	_	ns	
Pulse Duration, CAS High	t _{ASC}	10	_	15	-	20		ns	
Row Address Hold Time After RAS Low	t _{CP}	15	_	15		20		ns	
Delay Time, Column Address to CAS High	t _{rah}	70	_	80	_	95	_	ns	
Row Address Setup Time Before RAS Low	, O-AL	10	_	10	_	10	_	ns	
Delay Time, Column Address to RAS High	1.011	70	_	80	_	95	_	ns	
Column Address Hold Time After RAS Low		75	_	85	-	110	_	ns	7
Read Hold Time After RAS High	711	10	_	10	_	10	-	ns	•
	‡ _{RRH}		-	0	-	0	_		
Read Setup Time Before CAS Low	T _{RCS}	0	-		-		-	ns	
Column Address Hold Time After CAS Lov	CAH	20	-	20		25		ns	
Read Hold Time After CAS High	t _{RCH}	0	-	0	-	0	- 75	ns	
Access Time From CAS Low	tcac	-	50	-	60	-	75 05	ns	
Access Time From Column Address	T _{CAA}	-	70	-	80	-	95	ns	
Output Disable Time After CAS High	OFF	0	25	0	30	0	35	ns	1
Access Time From RAS Low	t _{rac}	-	100	-	120	-	150	ns	
Access Time From OE Low	t _{GAC}	-	25	-	30	-	40	ns	
Output Disable Time After OE High	tgoff	0	25	0	30	0	40	ns	1
Write Cycle Time	t _{wc}	190	-	220	-	260	-	ns	
Write Pulse Duration	t _{wp}	15	-	20	-	25	-	ns	
Write Hold Time After RAS Low	twcR	70	-	85	-	110	-	ns	6 & 7
MemWr Low Setup Time Before CAS High		35	-	40	-	45	-	ns	_
MemWr Low Setup Time Before CAS Low	t _{wcs}	0	-	0	-	0	•	ns	6
Write Hold Time After CAS Low	t _{won}	20	-	25	-	30	-	ns	
MemWr Low Setup Time Before RAS High	1 t _{RML}	35	-	40	-	45	-	ns	_
Data Setup Time Before CAS Low	tosc	0	-	0	-	0	•	ns	5
Data Hold Time After CAS Low	t _{ohc}	25	-	30	-	40	-	ns	5
Data Hold Time After RAS Low	t _{DHR}	75	-	90	-	120	-	ns	7
Data Setup Time Before MemWr Low	t _{DSW}	0	-	0	-	0	-	ns	5
Data Hold Time After MemWr Low	t _{DHW}	25	-	30	-	40	-	ns	5
Delay Time, OE High Before Data valid	t _{GDD}	30	-	35	-	45	-	ns	
Delay Time RAS high to CAS low	t _{RPC}	5	-	5	-	5	-	ns	3
Delay Time CAS low to RAS low	tcsR	10	-	10	-	15	-	ns	3
Delay Time RAS low to CAS high	t _{CHR}	20	-	25	-	30	-	ns	3
Delay Time Address valid to ALE low	t _{lal}	10	-	10	-	10	-	ns	
Delay Time ALE low to Address not valid	t _{unl}	13	_	13	-	13	-	ns	
Delay Time ALE high to Address valid	t _{un}	13	-	13	-	13	-	ns	
ALE Pulse Duration, High	тнн t _{LP}	4	_	4		4	_	ns	
Address Latch Setup Time		13	-	13	-	13	-	ns	
Address rater Setup Time	t _{urs}	13	-	13	•	13	•	113	

Notes:

- Notes:

 1. t_{opr} and t_{opr} are specified when the output is no longer driven.

 2. All cycle times assume t_x=5ns.

 3. CAS before RAS refresh only.

 5. Later of CAS or MemWr in write operation.

 6. Early write operation only.


 7. The minimum value is measured when t_{RAD} is set to t_{RAD} min as a reference.

 8. Read cycle only.


 9. Write cycle only.

 10. Maximum value specified only to guarantee access time.


Read Cycle Timing Waveform




Write Cycle Timing Waveform




Early Write Cycle Timing Waveform



Refresh RAS Only



Refresh CAS Before RAS



Ordering Information

