8K x 8 Static RAM with Flash Clear (Low Power)

L7C186/L7CL186

FEATURES

- ☐ 8K×8 CMOS Static RAM with High Speed Flash Clear
- □ Auto-Powerdown™ Design
- ☐ High Speed Read Access Time
 12 ns maximum
- ☐ Industry Standard Pinout
- ☐ Low Power Operation
 Active:

320 mW (typical) at 35 ns Standby (typical):

500 μW (L7C186) 250 μW (L7CL186)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Plug Compatible with IDT7165
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Sidebraze Hermetic DIP
 - 28-pin CerDIP
 - 28-pin SOJ
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C186 and L7CL186 are high performance, low power CMOS static RAM with a high speed Flash Clear feature. The storage circuitry is organized as 8192 words by 8 bits per word with the 8-bit data input/output on shared I/O pins. The device is offered in the industry standard 8K × 8 SRAM pinout with the Flash Clear function implemented on Pin I which is normally a no-connect.

These devices are available in five speed grades with maximum access times of 12 ns to 35 ns. Operation is from a single +5 V power supply. Power consumption for the LXC186 is 320 mW (typical). Dissipation trops to 75 mW (typical) for the L7C186 and 60 mW for the L7C186 when the memory is in Auto Powerdown mode. To speed switching and reduce ground bounce notse proprietary 3-V^M output circuitry is incorporated

to limit VOH swings, while still maintaining full TTL compatibility.


Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses that are longer than the minimum access time, or when the memory is is put into powerdown mode by deselecting CE2. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C186 and L7CL186 consume only 30 μW and 15 μW (typical) respectively at 3 V, allowing effective battery backup operation.

The L7C186 and L7CL186 provide fully asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12 with functions defined in the Truth Table on the next page.

During CLEAR, the state of the I/O pins remain completely defined by the WE, CE1, CE2, and OE control inputs. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C186 and L7CL186 can withstand an injection current of up to 200 mA an any pin without damage.





TR	HTU	TABL	E			
WE	CE ₁	CE2	OE	CLEAR	I/O	Function
Х	Х	Х	Х	L		Reset Memory to 0
Н	L	Н	L	Н	Dout	Memory Read
L	L	Н	Х	н	Din	Memory Write
Н	L	Н	Н	Н	High Z	Output Disable
х	Н	х	Х	Н	High Z	Chip Deselect
X	X	L	х	Н	High Z	Chip Deselect & Powerdown

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)
Storage temperature65°C to +150°C
Operating ambient temperature55°C to +125°C
Vcc supply voltage with
respect to ground
Input signal with respect to ground3.0 V to +7.0 V
Signal applied to high
impedance output3.0 V to +7.0 V
Output current into low outputs 25 mA
Latchup current > 200 mA

X = Don't Care: L = VIL: H = VIH

OPERATING CONDITIONS To meet specified electrical and switching characteristics								
Mode	Temperature Range (An	, , , , , ,						
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ Vcc ≤ 5.5 V						
Active Operation, Military	-55°C to +125°C	4.5 V ≤ Vcc ≤ 5.5 V						
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V cc ≤ 5.5 V						
Data Retention, Military	_55°C to +125°C	2.0 V ≤ V cc ≤ 5.5 V						


ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5) L7C186 L7CL186 **Test Condition** Min Typ Max Min Symbol Parameter Typ Max Unit Output High Voltage **V**OH IOH = -4.0 mA, VGC = 4.5 V 2.4 2.4 ٧ **V**OL **Output Low Voltage** IOL = 8.0 mA 0.4 0.4 V V_{IH} Input High Voltage 2.0 Vcc 2.0 Vcc +0.3+0.3/Note/3/ VIL Input Low Voltage -3.0 0.8 3.0 0.8 GMD & VIN & VCC μА 11X Input Leakage Current -10+10 -10 +10 loz Output Leakage Current GND ≤ VOUT ≤ VCC, CE = VCC -10~10 μΑ +10 +10 Output Short Ourcent los VOUT = GND, VCC = Max (Note 4) -350 350 mΑ Vcc Current,TTL Inactive ICC2 (Note 7) 15 30 12 20 mΑ ICC3 Vcc Current, CMOS Standby (Note 8) 100 500 50 150 μА ICC4 Vcc Current, Data Retention **V**CC = 3.0 V (Note 9) 250 10 5 50 μА CIN pϜ Input Capacitance Ambient Temp = 25°C, VCC = 5.0 V 5 5 COUT **Output Capacitance** Test Frequency = 1 MHz (Note 10) 7 7 pΕ


						L7C18	6-		
Symbol	Parameter	Test Condition	35	25	20	15	12	!	Unit
ICC1	Vcc Current, Active	(Note 6)	110	150	185	240	275		mA




SWITCHING CHARACTERISTICS Over Operating Range (ns)

READ C	CYCLE (Notes 5, 11, 12, 22, 23, 24)													
	- · · - · · - · · - · · - · · · - · · · ·	L7C186/L7CL186-												
		3	5	2	5	20		15		12				
Symbol	Parameter	Min	Mex	Min	Mex	Min	Mex	Min	Mex	Min	Mex	Min	Max	
tavav	Read Cycle Time	35		25		20		15		12				
tavav	Address Valid to Output Valid (13, 14)		35		25		20		15		12			
taxox	Address Change to Output Change	3		3		3		3		3				
tcLQV1	CE1 Low to Output Valid (13, 15)		15		12		10		8		6			
tCLQV2	CE2 High to Output Valid (13, 15)		35		25		20		15		12			
tCLQZ	Chip Enable Active to Output Low Z (20, 21)	3		3		3		3		3				
tcHaz	Chip Enable Inactive to Output High Z (20, 21)		15		10		8		8		5			
tolav	Output Enable Low to Output Valid		15		12		10	1	8		6			
toLQZ	Output Enable Low to Output Low Z (20, 21)	0		0		0	~	// o		0				
tonaz	Output Enable High to Output High Z (20, 21)		12		10	_	8	1	5		5			
tPU	Input Transition to Power Up (10, 19)	0		0		1/6		1		0				
tPD	Power Up to Power Down (10, 19)	1	35		25	\bigvee	20	7	20		20			
tCHVL	Chip Enable Inactive to Data Retention (10)	0		0	1	8		0		0				











= Memory Products

SWITCHING CHARACTERISTICS Over Operating Range (ns)

WRITE CYCLE (Notes 5, 11, 12, 22, 23, 24)			L7C186/L7CL186-											
		3	5	25		20		15		12				
Symbol	Parameter	Min	Mex	Min	Max	Min	Mex	Min	Max	Min	Mex	Min	Mex	
tavav	Write Cycle Time	25		20		20		15		12				
tCLEW	Chip Enable Active to End of Write Cycle	25		15		15		12		10				
tAVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		0				
tavew	Address Valid to End of Write Cycle	25	1	15	1	15		12	_	10				
tEWAX	End of Write Cycle to Address Change	0		0		0	·	0		0		-		
twlew	Write Enable Low to End of Write Cycle	20		15		15	1	12		10				
tDVEW	Data Valid to End of Write Cycle	15		10		10		, 7		6				
tEWDX	End of Write Cycle to Data Change	0		0		0		0 /		0				
twHQZ	Write Enable High to Output Low Z (20, 21)	0		0		0		J/0		0				
twLQZ	Write Enable Low to Output High Z (20, 21)	1	10		7		7	1	5		4			








Memory Products

SWITCHING CHARACTERISTICS Over Operating Range (ns)

CLEAR Cycle Timing (Notes 5, 11, 12, 22, 23, 24, 25)													
	·	L7C186/L7CL186-											
		3:	5	2	5	7	0	19	5	12	2		
Symbol	Parameter	Min	Mex	Min	Mex	Min	Mex	Min	Max	Min	Max	Min	Mex
tCLCL	CLEAR Cycle Time	65		55		45		35		30			i
tCLCH	CLEAR Pulse Width	20		15		15		12		12			
tCLIX	CLEAR Low to Inputs Don't Care	0		Jø		0		0		0			
tCLIR	CLEAR Low to Inputs Recognized		65	11	55		45		35		30		



4/20/90


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing i.e., $\overrightarrow{CE}_1 \leq \text{VIL}$, CE2 and $\overrightarrow{WE} \leq \text{VIL}$. Inputpulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., CE₁ ≥ VIII, CE₂ ≤ VIII
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 = VCC, CE2 = GND. Input levels are within 0.2 V of VCC or ground.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE1 must be ≥ VCC 0.2 V. For the 1.7C185, all other inputs meet VIN ≤ 0.2 V or VIN ≥ VCC -0.2 V to ensure full powerdown. For the 1.7C1.185, this requirement applies only to CE and WE; there are no restrictions on data and address.


- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provider data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CF) low, CE2 high).
- 15. All address lines are valid prior to or coincident-with the later of CE1 and CE2 transition to active
- 16. The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE1ow. Althreesignals must be active to initiate a write. Any signal can terminate a write by going inactive. The address data, and control input setup and told times should be referenced to the signal that becomes active last or becomes inactive list.
- 17. WE goes low before or concurrent with later of CE1 and CE2 going active, the output remains in a high impedance state.
- 18. If CE1 and CE2 goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of CE2.
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (ČE1, CE2, and WE active).

The device automatically powers down from ICC2 to ICC1 after the has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tosted.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE1, CE2, or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause upply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







LOGIO





Memory Products

ſ	ORDERING IN	FORMATION	
	28-pin CLEAR 1 A12 2 A7 3 A6 4 A5 5 A4 6 A3 7 A2 8 A1 9 A6 10 FOO 11 FOO 11 FOO 12 FOO 13 GND 14	28 VCC 27 WE 26 CE2 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE1 19 EO7 18 EO7 17 EO5 16 EEO4 15 EO3	32-pin (450 x 550) A6 5 4 3 2 1 32 31 30 A8 A9 A9 A9 A1 10 25 OE A1 10 20 CE 1 NC 12 22 NC 12 N
	875 25 25 25 25 25 25 25 25 25 25 25 25 25		THE PERSON NAMED IN
Speed	Plastic SOJ (.300"— W2)	_	Ceramic Leadless Chip Carrier (K7)
35 ns 25 ns 20 ns 15 ns 12 ns	L7C186VC = 35 or 20 L7CL186VC = 15 12	COMMERCIAL SCREENING L7C186WC	L7C186TC 25 or 20 L7CL186TC 15
10 ns 8 ns	-55°C to +125°C	— COMMERCIAL SCREEN	MNG
35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns			L7C 86TM - 35 25 20 15 15
	-55°C to +125°C	- Extended Screening	7 35
35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns			L7C186TME + 25 or L7CL186TME - 15
	-55°C to 4125°C	MIL-STD-883 COM	
35 ns 25 ns 20 ns 15 ns 12 ns 10 ns		>	L7C186TMB + 25 or L7CL186TMB 15
8 ns			



4/20/90