


**KERSEMI ELECTRONIC CO.,LTD.**

## Power MOSFET

**TO-220 FULLPAK**

**N-Channel MOSFET**

### FEATURES

- Isolated Package
- High Voltage Isolation = 2.5 kV<sub>RMS</sub> (t = 60 s; f = 60 Hz)
- Sink to Lead Creepage Distance = 4.8 mm
- 175 °C Operating Temperature
- Dynamic dV/dt Rating
- Low Thermal Resistance
- Lead (Pb)-free Available

### DESCRIPTION

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

### PRODUCT SUMMARY

V <sub>DS</sub> (V)	100	
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V	0.16
Q <sub>g</sub> (Max.) (nC)	33	
Q <sub>gs</sub> (nC)	5.4	
Q <sub>gd</sub> (nC)	15	
Configuration	Single	

### ORDERING INFORMATION

Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI530GPbF SiHFI530G-E3
SnPb	IRFI530G SiHFI530G



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V <sub>DS</sub>	100	V	
Gate-Source Voltage	V <sub>GS</sub>	± 20		
Continuous Drain Current	I <sub>D</sub>	T <sub>C</sub> = 25 °C	9.7	A
		T <sub>C</sub> = 100 °C	6.9	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	39		
Linear Derating Factor		0.28	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	100	mJ	
Repetitive Avalanche Current <sup>a</sup>	I <sub>AR</sub>	9.7	A	
Repetitive Avalanche Energy <sup>a</sup>	E <sub>AR</sub>	4.2	mJ	
Maximum Power Dissipation	P <sub>D</sub>	42	W	
		T <sub>C</sub> = 25 °C		
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	5.5	V/ns	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	°C
Soldering Recommendations (Peak Temperature)	for 10 s		300 <sup>d</sup>	
Mounting Torque	6-32 or M3 screw		10	lbf · in
			1.1	N · m

#### Notes





- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- V<sub>DD</sub> = 25 V, starting T<sub>J</sub> = 25 °C, L = 1.6 mH, R<sub>G</sub> = 25 Ω, I<sub>AS</sub> = 9.7 A (see fig. 12).
- I<sub>SD</sub> ≤ 9.7 A, di/dt ≤ 140 A/μs, V<sub>DD</sub> ≤ V<sub>DS</sub>, T<sub>J</sub> ≤ 175 °C.
- 1.6 mm from case.





<b>THERMAL RESISTANCE RATINGS</b>				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	$R_{thJA}$	-	65	°C/W
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	3.6	







<b>SPECIFICATIONS</b> $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	100	-	-	V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25\text{ }^\circ\text{C}$ , $I_D = 1\text{ mA}$	-	0.12	-	V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 20\text{ V}$	-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	-	-	25	$\mu\text{A}$
		$V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}, T_J = 150\text{ }^\circ\text{C}$	-	-	250	
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}$ $I_D = 5.8\text{ A}^b$	-	-	0.16	$\Omega$
Forward Transconductance	$g_{fs}$	$V_{DS} = 50\text{ V}, I_D = 5.8\text{ A}^b$	4.0	-	-	S
<b>Dynamic</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0\text{ V},$ $V_{DS} = 25\text{ V},$ $f = 1.0\text{ MHz}$ , see fig. 5	-	670	-	pF
Output Capacitance	$C_{oss}$		-	250	-	
Reverse Transfer Capacitance	$C_{rss}$		-	60	-	
Drain to Sink Capacitance	$C$	$f = 1.0\text{ MHz}$	-	12	-	
Total Gate Charge	$Q_g$	$V_{GS} = 10\text{ V}$ $I_D = 9.7\text{ A}, V_{DS} = 80\text{ V},$ see fig. 6 and 13 <sup>b</sup>	-	-	33	nC
Gate-Source Charge	$Q_{gs}$		-	-	5.4	
Gate-Drain Charge	$Q_{gd}$		-	-	15	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 50\text{ V}, I_D = 9.7\text{ A},$ $R_G = 12\text{ }\Omega, R_D = 5.1\text{ }\Omega,$ see fig. 10 <sup>b</sup>	-	8.6	-	ns
Rise Time	$t_r$		-	28	-	
Turn-Off Delay Time	$t_{d(off)}$		-	34	-	
Fall Time	$t_f$		-	25	-	
Internal Drain Inductance	$L_D$	Between lead, 6 mm (0.25") from package and center of die contact 	-	4.5	-	nH
Internal Source Inductance	$L_S$		-	7.5	-	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Source-Drain Diode Current	$I_S$	MOSFET symbol showing the integral reverse p - n junction diode 	-	-	9.7	A
Pulsed Diode Forward Current <sup>a</sup>	$I_{SM}$		-	-	39	
Body Diode Voltage	$V_{SD}$	$T_J = 25\text{ }^\circ\text{C}, I_S = 9.7\text{ A}, V_{GS} = 0\text{ V}^b$	-	-	2.5	V
Body Diode Reverse Recovery Time	$t_{rr}$	$T_J = 25\text{ }^\circ\text{C}, I_F = 9.7\text{ A}, di/dt = 100\text{ A}/\mu\text{s}^b$	-	150	280	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$		-	0.85	1.7	$\mu\text{C}$
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )				


**Notes**

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Pulse width  $\leq 300\text{ }\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted



**Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage**

**Fig. 7 - Typical Source-Drain Diode Forward Voltage**

**Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage**

**Fig. 5 - Fig. 8 - Maximum Safe Operating Area**



**Fig. 9 - Maximum Drain Current vs. Case Temperature**

**Fig. 10a - Switching Time Test Circuit**

**Fig. 10b - Switching Time Waveforms**

**Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case**

**Fig. 12a - Unclamped Inductive Test Circuit**

**Fig. 12b - Unclamped Inductive Waveforms**





**Fig. 12c - Maximum Avalanche Energy vs. Drain Current**



**Fig. 13a - Basic Gate Charge Waveform**



**Fig. 13b - Gate Charge Test Circuit**

**Peak Diode Recovery dV/dt Test Circuit**


\*  $V_{GS} = 5 V$  for logic level devices

**Fig.14 - For N-Channel**