



SMALL-OUTLINE SYNCFLASH[®] MODULE

MT4LSFT3200(R)H MT8LSFT6400(R)H

For the latest data sheet, please refer to the Micron Web site: www.micron.com/syncflash

FEATURES

- JEDEC-standard, PC100, PC133, 144-pin, small-outline, dual in-line memory module (SODIMM)
- Utilizes 133 MHz SyncFlash components
- 32MB (4 Meg x 64) SyncFlash memory
- 64MB (8 Meg x 64) SyncFlash memory
- Single +3.3V $\pm 0.3V$ power supply
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access
- Programmable burst lengths
- LVTTTL-compatible inputs and outputs
- Serial presence-detect (SPD)

OPTIONS

- On-board reset controller
- Frequency/CAS Latency
133 MHz/CL = 2
133 MHz/CL = 3

MARKING

R
-13E
-133


Timing Parameters

MODULE MARKING	PC133 (CL - ^t RCD - ^t RP)	PC100 (CL - ^t RCD - ^t RP)
-13E	2 - 3 - 2	2 - 3 - 2
-133	3 - 4 - 3	2 - 3 - 2

Address Table

	32MB MODULE	64MB MODULE
Device Banks	4 (BA0, BA1)	4 (BA0, BA1)
Device Configurations	4 Meg x 16	4 Meg x 16
Row Addressing	4K (A0–A11)	4K (A0–A11)
Column Addressing	256 (A0–A7)	256 (A0–A7)
Module Banks	1 (S0)	2 (S0, S1)

144-Pin Small-Outline DIMM



Part Numbers

PART NUMBER ^{1, 2}	CONFIGURATION	VERSION
MT4LSFT3200(R)H-13E__	32MB SyncFlash	133 MHz, CL = 2
MT4LSFT3200(R)H-133__	32MB SyncFlash	133 MHz, CL = 3
MT8LSFT6400(R)H-13E__	64MB SyncFlash	133 MHz, CL = 2
MT8LSFT6400(R)H-133__	64MB SyncFlash	133 MHz, CL = 3

NOTE:

1. (R) specifies on-board reset controller.
2. All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT4LSFT3200(R)H-133A1.

GENERAL DESCRIPTION

The MT4LSFT3200(R)H and MT8LSFT6400(R)H are 32MB and 64MB SyncFlash[®] memory modules, organized in a x64 configuration. These modules use internally configured quad-bank SyncFlash devices with a synchronous interface (all signals are registered on the positive edge of the clock signals CK0–CK1).

Read and write accesses to the SyncFlash modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0–A11 select the row). The address bits registered coincident with the READ command are used to



select the starting column location for the burst access.

The modules provide for programmable READ burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. These modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the $2n$ rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access.

The modules are designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs, outputs, and clocks are LVTTTL-compatible.

SyncFlash modules offer substantial advances in Flash operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks, and the capability to randomly change column addresses on each clock cycle during a burst access. For more information regarding SyncFlash operation, refer to the 64Mb, x16 SyncFlash data sheet.

SERIAL PRESENCE-DETECT OPERATION

The SyncFlash modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. These nonvolatile storage devices contain 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SyncFlash organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals.

SYNCFLASH INITIALIZATION OPTIONS

The SyncFlash device must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

Initializing Module Without On-Board Reset Controller


Systems that do not have an RP# signal can initialize SyncFlash memory through software. Using the INITIALIZE DEVICE command, the RP# pin does not require the LOW-to-HIGH transition that would otherwise be required for initialization. After the INITIALIZE DEVICE command has been issued, the power-up initialization process will complete within 100 μ s. Refer to the MT28S4M16B1LC data sheet for details on software command sequences.

For systems that have an RP# signal, RP# must be brought from LOW to HIGH. A 100 μ s delay is required after RP# transitions HIGH to complete internal device initialization.

Initializing Module with On-Board Reset Controller

For systems that do not have an RP# signal, an optional on-board reset controller is used to fully automate the reset of SyncFlash devices after power-up. The RP# line is held LOW for 10ms after VDD reaches 2.85V (see Figure 1). The SyncFlash devices will be ready for normal operation 100 μ s after the RP# line goes HIGH.

**Figure 1:
On-Board Reset Operation**




**PIN ASSIGNMENT
(Front View)**

PIN	FRONT	PIN	BACK	PIN	FRONT	PIN	BACK
1	V _{SS}	2	V _{SS}	73	RP#	74	CK1
3	DQ0	4	DQ32	75	V _{SS}	76	V _{SS}
5	DQ1	6	DQ33	77	NC	78	NC
7	DQ2	8	DQ34	79	NC	80	NC
9	DQ3	10	DQ35	81	V _{DD}	82	V _{DD}
11	V _{DD}	12	V _{DD}	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	V _{SS}	92	V _{SS}
21	V _{SS}	22	V _{SS}	93	DQ20	94	DQ52
23	DQMB0	24	DQMB4	95	DQ21	96	DQ53
25	DQMB1	26	DQMB5	97	DQ22	98	DQ54
27	V _{DD}	28	V _{DD}	99	DQ23	100	DQ55
29	A0	30	A3	101	V _{DD}	102	V _{DD}
31	A1	32	A4	103	A6	104	A7
33	A2	34	A5	105	A8	106	BA0
35	V _{SS}	36	V _{SS}	107	V _{SS}	108	V _{SS}
37	DQ8	38	DQ40	109	A9	110	BA1
39	DQ9	40	DQ41	111	A10	112	A11
41	DQ10	42	DQ42	113	V _{DD}	114	V _{DD}
43	DQ11	44	DQ43	115	DQMB2	116	DQMB6
45	V _{DD}	46	V _{DD}	117	DQMB3	118	DQMB7
47	DQ12	48	DQ44	119	V _{SS}	120	V _{SS}
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	V _{SS}	56	V _{SS}	127	DQ27	128	DQ59
57	NC	58	NC	129	V _{DD}	130	V _{DD}
59	NC	60	NC	131	DQ28	132	DQ60
61	CK0	62	CKE0	133	DQ29	134	DQ61
63	V _{DD}	64	V _{DD}	135	DQ30	136	DQ62
65	RAS#	66	CAS#	137	DQ31	138	DQ63
67	WE#	68	CKE1	139	V _{SS}	140	V _{SS}
69	SO#	70	RFU/(A12)	141	SDA	142	SCL
71	S1#/NC	72	RFU/(A13)	143	V _{DD}	144	V _{DD}


NOTE:

Symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.





**32MB/64MB (x64)
144-PIN SYNCFLASH SODIMM**

**Functional Block Diagram
(MT4LSFT3200(R)H and MT8LSFT6400(R)H)**



- S0# → CS#: U1-U4
- S1# → CS#: U5-U8
- RAS# → RAS#: U1-U8
- CAS# → CAS#: U1-U8
- CKE0 → CKE: U1-U4
- CKE1 → CKE: U5-U8
- WE# → WE#: U1-U8
- A0-A11 → A0-A11: U1-U8
- BA0-BA1 → BA0-BA1: U1-U8



U1-U4 = MT28S4M16B1LC SYNCFLASH for 32MB (U5-U8 not present)
U1-U8 = MT28S4M16B1LC SYNCFLASH for 64MB



Pin Descriptions

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
65–67	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S0#) define the command being entered.
61	32MB: CK0	Input	Clock: CK0 and CK1 are driven by the system clock. All SyncFlash input signals are sampled on the positive edge of CK. CK also increments the internal burst counter and controls the output registers.
61, 74	64MB: CK0, CK1		
62	32MB: CKE0	Input	Clock Enable: CKE0 and CKE1 activates (HIGH) and deactivates (LOW) the CK0–CK1 signals. Deactivating the clock provides POWER-DOWN operation (all device banks idle) or CLOCK SUSPEND operation (burst access in progress). CKE0 and CKE1 are synchronous except after the device enters power-down mode, where CKE0 and CKE1 become asynchronous until after exiting the same mode. The input buffers, including CK0–CK1, are disabled during power-down, providing low standby power.
62, 68	64MB: CKE0, CKE1		
69	32MB: S0#	Input	Chip Select: S0# and S1# enable (registered LOW) and disable (registered HIGH) the command decoder. All commands are masked when S0# and S1# are registered HIGH. S0# and S1# are considered part of the command code.
69, 71	64MB: S0#, S1#		
23–26, 115–118	DQMB0–DQMB7	Input	Input Mask: DQMB is an input mask signal for write accesses. Input data is masked when DQMB is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (after a two-clock latency) when DQMB is sampled HIGH during a READ cycle.
106, 110	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank the ACTIVE, READ, or WRITE command is being applied. BA0 is also used to program the twelfth bit of the mode register.
29–34, 70	A0–A11	Input	Address Inputs: A0–A11 are sampled during the ACTIVE command (row address A0–A11) and READ/WRITE command (column address A0–A7 to select one location out of the memory array in the respective device bank. The address inputs also provide the op-code during a LOAD MODE REGISTER command.
142	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
73	RP#	Input	Device Initialize: RP# must be held HIGH during normal operation (not RESET). When RP# = V _{HH} , all protection modes are ignored during PROGRAM and ERASE.
3–10, 13–20, 37–44, 47–54, 83–90, 93–100, 121–128, 131–138	DQ0–DQ63	Input/Output	Data I/Os: Data bus.
141	SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
11, 12, 27, 28, 45, 46, 63, 64, 81, 82, 101, 102, 113, 114, 129, 130, 143, 144	V _{DD}	Supply	Power Supply: +3.3V ±0.3V.


Pin Descriptions (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1, 2, 21, 22, 35, 36, 55, 56, 75, 76, 91, 92, 107, 108, 119, 120, 139, 140	Vss	Supply	Ground.
57-60, 68, 77, 78	NC	-	Not Connected: These pins are not connected on these modules.
70, 72	RFU	No Connect	Reserved for Future Use: These pins should be left unconnected.



SPD CLOCK AND DATA CONVENTIONS

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 2 and 3).

SPD START CONDITION

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD STOP CONDITION


All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD ACKNOWLEDGE


Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 4).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode, the SPD device will transmit eight bits of data, release the SDA line, and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.


**Figure 2:
Data Validity**



**Figure 3:
Definition of Start and Stop**



**Figure 4:
Acknowledge Response from Receiver**





Serial Presence-Detect Matrix

(Notes: 1, 2)

BYTE	DESCRIPTION	ENTRY (VERSION)	MT4LSFT3200(R)H	MT8LSFT6400(R)H ³
0	NUMBER OF BYTES USED BY MICRON	128	80	80
1	TOTAL NUMBER OF SPD MEMORY BYTES	256	08	08
2	MEMORY TYPE	SyncFlash	23	23
3	NUMBER OF ROW ADDRESSES	12	0C	0C
4	NUMBER OF COLUMN ADDRESSES	8	08	08
5	NUMBER OF MODULE BANKS	1 or 2	01	02
6	MODULE DATA WIDTH	64	40	40
7	MODULE DATA WIDTH (continued)	0	00	00
8	MODULE VOLTAGE INTERFACE LEVELS	LVTTTL	01	01
9	SYNCFLASH CYCLE TIME, t_{CK} (CAS LATENCY = 3)	7 (-13E) 7.5 (-133)	70 75	70 75
10	SYNCFLASH ACCESS FROM CLK, t_{AC} (CAS LATENCY = 3)	5.4 (-13E) 5.4 (-133)	54 54	54 54
11	MODULE CONFIGURATION TYPE	NONPARITY	00	00
12	N/A			
13	SYNCFLASH WIDTH (PRIMARY SYNCFLASH)	16	10	10
14	ERROR-CHECKING SYNCFLASH DATA WIDTH	NONE	00	00
15	MINIMUM CLOCK DELAY FROM BACK-TO-BACK RANDOM COLUMN ADDRESSES, t_{CCD}	1	01	01
16	BURST LENGTHS SUPPORTED (READ ONLY)	1, 2, 4, 8, PAGE	8F	8F
17	NUMBER OF BANKS ON SYNCFLASH DEVICE	4	04	04
18	CAS LATENCIES SUPPORTED	2, 3	06	06
19	CS LATENCY	0	01	01
20	WE LATENCY	0	01	01
21	SYNCFLASH MODULE ATTRIBUTES	UNBUFFERED	00	00
22	SYNCFLASH DEVICE ATTRIBUTES: GENERAL	0E	0E	0E
23	SYNCFLASH CYCLE TIME, t_{CK} (CAS LATENCY = 2)	7.5 (-13E) 10 (-133)	75 A0	75 A0
24	SYNCFLASH ACCESS FROM CLK, t_{AC} (CAS LATENCY = 2)	5.4 (-13E) 6.0 (-133)	54 60	54 60
25	SYNCFLASH CYCLE TIME, t_{CK} (CAS LATENCY = 1)	–	00	00
26	SYNCFLASH ACCESS FROM CLK, t_{AC} (CAS LATENCY = 1)	–	00	00
27	MINIMUM ROW PRECHARGE TIME	–	0F	0F
28	MINIMUM ROW ACTIVE TO ROW ACTIVE, t_{RRD}	14 (-13E) 15 (-133)	0E 0F	0E 0F
29	MINIMUM RAS# TO CAS# DELAY, t_{RCD}	22 (-13E) 25 (-133)	16 19	16 19
30	MINIMUM RAS# PULSE WIDTH, t_{RAS}	45 (13E) 45 (-133)	2D 2D	2D 2D
31	DENSITY OF EACH BANK ON MODULE	32MB	08	08
32	COMMAND AND ADDRESS SETUP TIME, t_{AS} , t_{CMS}	1.5 (-13E) 1.5 (-133)	15 15	15 15


Serial Presence-Detect Matrix (continued)

(Notes: 1, 2)

BYTE	DESCRIPTION	ENTRY (VERSION)	MT4LSFT3200(R)H	MT8LSFT6400(R)H ³
33	COMMAND AND ADDRESS HOLD TIME, ^t AH, ^t CMH	0.8 (-13E) 0.8 (-133)	08 08	08 08
34	DATA SIGNAL INPUT SETUP TIME, ^t DS	1.5 (-13E) 1.5 (-133)	15 15	15 15
35	DATA SIGNAL INPUT HOLD TIME, ^t DH	0.8 (-13E) 0.8 (-133)	08 08	08 08
36–61	RESERVED		00	00
62	SPD REVISION	REV. 1.2 (-133/-13E)	12	12
63	CHECKSUM FOR BYTES 0-62	(-13E) (-133)	TBD	TBD
64	MANUFACTURER'S JEDEC ID CODE	MICRON	2C	2C
65–71	MANUFACTURER'S JEDEC ID CODE (CONT.)	–	FF	FF
72	MANUFACTURING LOCATION	–	01 02 03 04 05 06	01 02 03 04 05 06
73–90	MODULE PART NUMBER (ASCII)	–	xx	xx
91	PCB IDENTIFICATION CODE	–	01 02 03 04	01 02 03 04
92	IDENTIFICATION CODE (CONT.)	0	00	00
93	YEAR OF MANUFACTURE IN BCD	–	xx	xx
94	WEEK OF MANUFACTURE IN BCD	–	xx	xx
95–98	MODULE SERIAL NUMBER	–	xx	xx
99	MEMORY MIX ⁴	SYNCFLASH	00	01
100–125	MANUFACTURER-SPECIFIC DATA (RSVD)	–	xx	xx
126	SYSTEM FREQUENCY	133 MHz (-13E/-133)	64	64
127	SYNCFLASH COMPONENT and CLOCK DETAIL	–	CF	CF

NOTE:

1. "1"/"0": serial data, "driven to HIGH"/"driven to LOW."
2. x = variable data.
3. Values are in hexadecimal.
4. DIMM memory mix: 0 (bank 0 = SyncFlash; bank 1 = Unpopulated); 1 (bank 0 = SyncFlash, bank 1 = SyncFlash); 2 (bank 0 = SDRAM, bank 1 = SyncFlash).



COMMANDS

Truth Table 1 provides a quick reference of available commands for SDRAM-compatible operation. For a more detailed description of commands and operations, refer to the 64Mb SyncFlash data sheet.

Truth Table 1
SDRAM-Compatible Interface Commands and DQM Operation

(Note: 1)

FUNCTION	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQS	NOTES
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X	
NO OPERATION (NOP)	L	H	H	H	X	X	X	
ACTIVE (Select bank and activate row)	L	L	H	H	X	Bank/Row	X	2
READ (Select bank, column, and start READ burst)	L	H	L	H	X	Bank/Col	X	3
WRITE (Select bank, column, and start WRITE)	L	H	L	L	X	Bank/Col	Valid	3, 4
BURST TERMINATE	L	H	H	L	X	X	Active	
ACTIVE TERMINATE/ PRECHARGE	L	L	H	L	X	X	X	5
LOAD COMMAND REGISTER/ REFRESH	L	L	L	H	X	Com-Code	X	6, 7
LOAD MODE REGISTER	L	L	L	L	X	Op-Code	X	8
Write Enable/Output Enable	–	–	–	–	L	–	Active	9
Write Inhibit/Output High-Z	–	–	–	–	H	–	High-Z	9

NOTE:

1. CE is HIGH for all commands shown.
2. A0–A11 provide row address, and BA0 and BA1 determine which bank is made active.
3. A0–A7 provide column address, and BA0 and BA1 determine which bank is being read from or written to.
4. A PROGRAM SETUP command sequence (see MT28S4M16B1LC data sheet) must be completed prior to executing a WRITE.
5. ACTIVE TERMINATE is functionally equivalent to the SDRAM PRECHARGE command; however, PRECHARGE (deactivate row in bank or banks) is not required for SyncFlash memory.
A10 LOW: BA0 and BA1 determine the bank to be active terminated.
A10 HIGH: All banks are active terminated, and BA0 and BA1 are “Don’t Care.”
6. A0–A7 define the com-code, and A8–A11 are “Don’t Care” for this operation. See MT28S4M16B1LC data sheet.
7. LOAD COMMAND REGISTER (LCR) replaces the SDRAM auto refresh or self refresh mode, which is not required for SyncFlash memory. See MT28S4M16B1LC data sheet.
8. A0–A11 define the op-code written to the mode register. The mode register can be dynamically loaded each cycle, provided t_{MRD} is satisfied. The default mode register value is stored in the nvmode register. The contents of the nvmode register are automatically loaded into the mode register during device initialization.
9. Activates or deactivates the DQs during WRITES (zero-clock delay) and READS (two-clock delay).



Figure 5: Mode Register Definition




Table 1: Burst Definition Table

BURST LENGTH	STARTING COLUMN ADDRESS	ORDER OF ACCESSES WITHIN A BURST	
		TYPE = SEQUENTIAL	TYPE = INTERLEAVED
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full page (y)	n = A0-A7 (location 0-y)	Cn, Cn+1, Cn+2 Cn+3, Cn+4... ...Cn-1, Cn...	Not supported

NOTE:

1. For a burst length of two, A1-A7 select the block-of-two burst; A0 selects the starting column within the block.
2. For a burst length of four, A2-A7 select the block-of-four burst; A0-A1 select the starting column within the block.
3. For a burst length of eight, A3-A7 select the block-of-eight burst; A0-A2 select the starting column within the block.
4. For a full-page burst, the full row is selected, and A0-A7 select the starting column.
5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
6. For a burst length of one, A0-A7 select the unique column to be accessed, and mode register bit M3 is ignored.
7. Burst write of 1, 2, 4, or 8 Dwords is supported (not full page).
8. The contents of the mode register can be read using the READ DEVICE CONFIGURATION command (004h).


ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD, VDDQ Supply	Relative to VSS	-1V to +4.6V
Voltage on Inputs, NC or I/O Pins	Relative to VSS	-1V to +4.6V
Operating Temperature, T _A		0°C to +70°C
Storage Temperature (plastic)		-55°C to +150°C
Power Dissipation		
32MB Module.....		4W
64MB Module.....		8W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 2) VDD = +3.3V ±0.3V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	VDD	3	3.6	V		
INPUT HIGH VOLTAGE: Logic 1; All inputs	V _{IH}	2	VDD + 0.3	V	3	
INPUT LOW VOLTAGE: Logic 0; All inputs	V _{IL}	-0.3	0.8	V	3	
INPUT LEAKAGE CURRENT: Any input 0V ≤ V _{IN} ≤ VDD (All other pins not under test = 0V)	CK0, CK1, S0#, S1#, CKE0, CKE1	I _{I1}	-20	20	μA	4
	RAS#, CAS#, WE#, BA0, BA1, A0–A11	I _{I2}	-40	40	μA	
	DQMB0–DQMB7	I _{I3}	-5	5	μA	
OUTPUT LEAKAGE CURRENT: DQs are disabled; 0V ≤ V _{OUT} ≤ VDD	DQ0–DQ63	I _{OZ}	-40	40	μA	
OUTPUT LEVELS: Output High Voltage (I _{OUT} = -4mA) Output Low Voltage (I _{OUT} = 4mA)	V _{OH}	2.4	–	V		
	V _{OL}	–	0.4	V		
HARDWARE PROTECT VOLTAGE (RP# only)	V _{HH}	7.0	8.5	V		

NOTE:

1. All voltages referenced to Vss.
2. An initial pause of 100μs is required after power-up.
3. V_{IH} overshoot: V_{IH} (MAX) = VDD + 2V for a pulse width ≤ 10ns, and the pulse width cannot be greater than one third of the cycle rate. V_{IL} undershoot: V_{IL} (MIN) = -2V for a pulse width ≤ 10ns, and the pulse width cannot be greater than one third of the cycle rate.
4. CK0 = 20μA.


IDD SPECIFICATIONS AND CONDITIONS: 32MB MODULE

 (Notes: 1, 2, 3); Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$); $V_{DD} = +3.3\text{V} \pm 0.3\text{V}$

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-13E	-133		
OPERATING CURRENT: Active Mode; Burst = 2; READ; $t_{RC} = t_{RC}(\text{MIN})$; CAS latency = 3	IDDR1	500	480	mA	4, 5, 6
OPERATING CURRENT: Burst Mode; Continuous Burst; All banks active; READ; CAS latency = 3	IDDR2	320	280	mA	4, 5, 6
STANDBY CURRENT: Active Mode; CS# = HIGH; CKE = LOW; All banks active; No burst in progress	IDDS1	200	200	mA	
STANDBY CURRENT: Power-Down Mode; CKE = LOW; No burst in progress	IDDS2	8	8	mA	
DEEP POWER-DOWN CURRENT: RP# = $V_{SS} \pm 0.2\text{V}$	IDDDP	400	400	μA	
PROGRAM CURRENT	IDDW	240	240	mA	
ERASE CURRENT	IDDE	320	320	mA	

IDD SPECIFICATIONS AND CONDITIONS: 64MB MODULE

 (Notes: 1, 2, 3); Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$); $V_{DD} = +3.3\text{V} \pm 0.3\text{V}$

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-13E	-133		
OPERATING CURRENT: Active Mode; Burst = 2; READ; $t_{RC} = t_{RC}(\text{MIN})$; CAS latency = 3	IDDR1	540	520	mA	4, 5, 6
OPERATING CURRENT: Burst Mode; Continuous Burst; All banks active; READ; CAS latency = 3	IDDR2	360	320	mA	4, 5, 6
STANDBY CURRENT: Active Mode; CS# = HIGH; CKE = LOW; All banks active; No burst in progress	IDDS1	400	400	mA	
STANDBY CURRENT: Power-Down Mode; CKE = LOW; No burst in progress	IDDS2	16	16	mA	
DEEP POWER-DOWN CURRENT: RP# = $V_{SS} \pm 0.2\text{V}$	IDDDP	800	800	μA	
PROGRAM CURRENT	IDDW	480	480	mA	
ERASE CURRENT	IDDE	640	640	mA	

NOTE:

1. All voltages referenced to V_{SS} .
2. An initial pause of 200ms is required after power-up. (V_{CC} and V_{CCQ} must be powered up simultaneously. V_{SS} and V_{SSQ} must be at same potential.)
3. IDD specifications are tested after the device is properly initialized.
4. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. The IDD current will decrease as the CAS latency is reduced. This is because the maximum cycle rate is slower as the CAS latency is reduced.
6. Address transitions average one transition every 30ns.



Capacitance

PARAMETER	SYMBOL	32MB		64MB		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Input Capacitance: S0#, S1#, CKE0, CKE1, CK0, CK1	C11	12	18	12	18	pF	1
Input Capacitance: All other input-only pins	C12	12	18	22	34	pF	1
Input Capacitance: DQMB0#–DQMB7#	C13	7	10	11	15	pF	1
Input/Output Capacitance: DQ0–DQ63	C101	6	8	10	15	pF	1

NOTE:

1. This parameter is sampled. $V_{cc} = V_{ccQ}$; $f = 1 \text{ MHz}$; $T_A = +25^\circ\text{C}$.




Electrical Characteristics and Recommended AC Operating Conditions

(Notes: 1–5) Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$); $V_{DD} = +3.3\text{V} \pm 0.3\text{V}$

AC CHARACTERISTICS			-13E		-133			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK (positive edge)	CL = 3	t^{AC}		5.4		5.4	ns	
	CL = 2	t^{AC}		5.4		6	ns	
Address hold time		t^{AH}	0.8		0.8		ns	
Address setup time		t^{AS}	1.5		1.5		ns	
CLK high-level width		t^{CH}	2.5		2.5		ns	
CLK low-level width		t^{CL}	2.5		2.5		ns	
Clock cycle time	CL = 3	t^{CK}	7		7.5		ns	6
	CL = 2	t^{CK}	7.5		10		ns	6
CKE hold time		t^{CKH}	0.8		0.8		ns	
CKE setup time		t^{CKS}	1.5		1.5		ns	
CS#, RAS#, CAS#, WE#, DQM hold time		t^{CMH}	0.8		0.8		ns	
CS#, RAS#, CAS#, WE#, DQM setup time		t^{CMS}	1.5		1.5		ns	
Data-in hold time		t^{DH}	0.8		0.8		ns	
Data-in setup time		t^{DS}	1.5		1.5		ns	
Data-out High-Z time	CL = 3	t^{HZ}		5.4		5.4	ns	7
	CL = 2	t^{HZ}		5.4		6	ns	7
Data-out Low-Z time		t^{LZ}	1		1		ns	
Data-out hold time (load)		t^{OH}	2.7		2.7		ns	
Data-out hold time (no load)		t^{OHN}	1.8		1.8		ns	8
ACTIVE to ACTIVE command period		t^{RC}	60		66		ns	
ACTIVE to READ or WRITE delay		t^{RCD}	22.5		25		ns	
ACTIVE bank a to ACTIVE bank b command		t^{RRD}	14		15		ns	
Transition time		t^{T}	0.3	1.2	0.3	1.2	ns	9

NOTE:

- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$) is ensured.
- An initial pause of 350ms is required after power-up.
- In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- Outputs measured at 1.5V with equivalent load:



- AC timing and I_{DD} tests have $V_{IL} = 0\text{V}$ and $V_{IH} = 3\text{V}$, with timing referenced to 1.5V crossover point.
- The clock frequency must remain constant during access states (READ and WRITE commands). CKE may be used to reduce the data rate.
- t^{HZ} defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} . The last valid data element will meet t^{OH} before going High-Z.
- Parameter guaranteed by design.
- AC characteristics assume $t^{\text{T}} = 1\text{ns}$.




AC FUNCTIONAL CHARACTERISTICS

(Notes: 1–5) Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$); $V_{DD} = +3.3\text{V} \pm 0.3\text{V}$

PARAMETER	SYMBOL	-13E	-133	UNITS	NOTE
READ/WRITE command to READ/LOAD COMMAND REGISTER	t_{CCD}	1	1	t_{CK}	
CKE to clock disable or power-down entry mode	t_{CKED}	1	1	t_{CK}	6
CKE to clock enable or power-down exit setup mode	t_{PED}	1	1	t_{CK}	
DQM to input data delay	t_{DQD}	0	0	t_{CK}	
DQM to data mask during WRITES	t_{DQM}	0	0	t_{CK}	
DQM to data High-Z during READs	t_{DQZ}	2	2	t_{CK}	7
WRITE command to input data delay	t_{DWD}	0	0	t_{CK}	8
Data-in to ACTIVE command	t_{DAL}	4	5	t_{CK}	9
Data-in to ACTIVE TERMINATE command	t_{DPL}	2	2	t_{CK}	9
LOAD MODE REGISTER command to ACTIVE command	t_{MRD}	2	2	t_{CK}	
Last data-in to ACTIVE TERMINATE command	t_{RDL}	2	2	t_{CK}	9

NOTE:

1. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$) is ensured.
2. An initial pause of 350ms is required after power-up.
3. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. Outputs measured at 1.5V with equivalent load:



5. AC timing and I_{DD} tests have $V_{IL} = 0\text{V}$ and $V_{IH} = 3\text{V}$, with timing referenced to 1.5V crossover point.
6. The clock frequency must remain constant during access states (READ and WRITE commands). CKE may be used to reduce the data rate.
7. t_{HZ} defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} . The last valid data element will meet t_{OH} before going High-Z.
8. CLK must be toggled a minimum of two times during this period.
9. Parameter guaranteed by design.
10. AC characteristics assume $t_{\text{T}} = 1\text{ns}$.


SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

 (Note: 1) $V_{DD} = +3.3V \pm 0.3V$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	V_{DD}	3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	V_{IH}	$V_{DD} \times 0.7$	$V_{DD} + 0.5$	V
INPUT LOW VOLTAGE: Logic 0; All inputs	V_{IL}	-1	$V_{DD} \times 0.3$	V
OUTPUT LOW VOLTAGE: $I_{OUT} = 3mA$	V_{OL}	-	0.4	V
INPUT LEAKAGE CURRENT: $V_{IN} = GND$ to V_{DD}	I_{LI}	-	10	μA
OUTPUT LEAKAGE CURRENT: $V_{OUT} = GND$ to V_{DD}	I_{LO}	-	10	μA
STANDBY CURRENT: SCL = SDA = $V_{DD} - 0.3V$; All other inputs = GND or $3.3V + 10\%$	I_{SB}	-	30	μA
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	I_{DD}	-	2	mA

SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

 (Note: 1) $V_{DD} = +3.3V \pm 0.3V$


PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	t_{AA}	0.3	3.5	μs	
Time the bus must be free before a new transition can start	t_{BUF}	4.7		μs	
Data-out hold time	t_{DH}	300		ns	
SDA and SCL fall time	t_F		300	ns	
Data-in hold time	$t_{HD:DAT}$	0		μs	
Start condition hold time	$t_{HD:STA}$	4		μs	
Clock HIGH period	t_{HIGH}	4		μs	
Noise suppression time constant at SCL, SDA inputs	t_I		100	ns	
Clock LOW period	t_{LOW}	4.7		μs	
SDA and SCL rise time	t_R		1	μs	
SCL clock frequency	t_{SCL}		100	KHz	
Data-in setup time	$t_{SU:DAT}$	250		ns	
Start condition setup time	$t_{SU:STA}$	4.7		μs	
Stop condition setup time	$t_{SU:STO}$	4.7		μs	
WRITE cycle time	t_{WRC}		10	ms	2

NOTE:

1. All voltages referenced to V_{SS} .
2. Timing actually specified by t_{WR} .



SPD EEPROM Timing Diagram



Serial Presence-Detect Timing Parameters


SYMBOL	MIN	MAX	UNITS
t_{AA}	0.3	3.5	μs
t_{BUF}	4.7		μs
t_{DH}	300		ns
t_F		300	ns
$t_{HD:DAT}$	0		μs
$t_{HD:STA}$	4		μs

SYMBOL	MIN	MAX	UNITS
t_{HIGH}	4		μs
t_{LOW}	4.7		μs
t_R		1	μs
$t_{SU:DAT}$	250		ns
$t_{SU:STA}$	4.7		μs
$t_{SU:STO}$	4.7		μs



**32MB/64MB (x64)
144-PIN SYNCFLASH SODIMM**

**144-PIN SODIMM
(32MB and 64MB)**



NOTE:

All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

DATA SHEET DESIGNATION

Advance: This data sheet contains initial descriptions of products still under development.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmgmt@micron.com, Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron, SyncFlash, and the Micron and M logos are trademarks and/or service marks of Micron Technology, Inc.



REVISION HISTORY

- Rev. 3, Advance.....8/02
 Changed timing parameters: -13E PC133 - from 2-2-2 to 2-3-2, -13E PC100 - from 2-2-2 to 2-3-3
 -133 PC133 from 3-3-3 to 3-4-3 and -133 PC100 from 2-2-2 to 2-3-2.
 Changed -13E ^tRCD from 15 to 22.5 and -133 ^tRCD from 20 to 25.
 Changed Byte 17 of MT8LSFT6400(R)HG from 08 to 04.
 Updated the Serial Presence-Detect Matrix.

- Rev. 2, Advance.....5/02
 Updated General Description and Initializing Module with On-Board Reset Controller text
 Updated RP# text in Pin Description table

- Original document, Rev. 1, Advance4/02