
# MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

# 256K x 1 Bit Fast Static RAM


The MCM6207 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Low Power Operation: 130 –150 mA Maximum ac
- Fully TTL-Compatible Three-State Output
- Separate Data Input and Output



# MCM6207





PIN NAMES
A0A15 Address Input
DQ0—DQ3 Data Input/Data Output
W Write Enable
D Data Input
Q Data Output
V <sub>CC</sub> + 5 V Power Supply
V <sub>SS</sub> Ground

#### TRUTH TABLE (X = don't care)

Ē1	W	Mode	V <sub>CC</sub> Current	Output	Cycle
Н	Х	Not Selected	ISB1 ISB2	High-Z	-
L	н	Read	ICCA	Dout	Read Cycle
L	L	Write	ICCA	High-Z	Write Cycle

#### ARSOLUTE MAXIMUM RATINGS

ADDOLOTE MAXIMUM NATINGS			
Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V <sub>SS</sub>	Vcc	- 0.5 to + 7.0 V	٧
Voltage Relative to VSS For Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	٧
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias (T <sub>A</sub> = 25°C)	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T <sub>sta</sub>	- 55 to + 125	ç

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ} \text{ C}, \text{ Unless Otherwise Noted})$ 

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	vcc	4.5	5.0	5.5	V
Input High Voltage	ViH	2.2		V <sub>CC</sub> + 0.3**	V
Input Low Voltage	VIL	- 0.5°	_	0.8	V

#### DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	l <sub>ika(I)</sub>	_	± 1.0	μА
Output Leakage Current (E = V <sub>IH</sub> , V <sub>out</sub> = 0 to V <sub>CC</sub> )	l <sub>lkg(O)</sub>	_	± 1.0	μА
Standby Current ( $\overline{E} \ge V_{CC} - 0.2$ V, $V_{in} \le V_{SS} + 0.2$ V, or $\ge V_{CC} - 0.2$ V $V_{CC} = MAX$ , f = 0 MHz)	ISB2	_	20	mA
Output Low Voltage (I <sub>OL</sub> = 8.0 mA)	VOL	_	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	VOH	2.4		V

#### **POWER SUPPLY CURRENTS**

Parameter	Symbol	- 15	- 20	- 25	Unit
AC Active Supply Current (I <sub>out</sub> = 0 mA, V <sub>CC</sub> = Max, f = f <sub>max</sub> )	ICCA	150	140	130	mA
AC Standby Current ( $\overline{E} = V_{IH}, V_{CC} = MAX, f = f_{max}$ )	I <sub>SB1</sub>	50	45	40	mA

<sup>\*</sup>  $V_{|L}$  (min) = -0.5 V dc;  $V_{|L}$  (min) = -2.0 V ac (pulse width  $\le$  20 ns) \*  $V_{|H}$  (max) =  $V_{|L}$  + 0.3 V dc;  $V_{|H}$  (max) =  $V_{|L}$  + 2.0 V ac (pulse width  $\le$  20 ns)

# 19

# CAPACITANCE (f = 1 MHz, dV = 3 V, T<sub>A</sub> = 25° C, Periodically sampled rather than 100% tested)

A supplied data to the total of									
Characteristic	Symbol	Max	Unit						
Address and Data Input Capacitance	C <sub>in</sub>	6	pF						
Control Pin Input Capacitance (E,W)	C <sub>in</sub>	6	pF						
Output Capacitance	Cout	8	oF						

# **AC OPERATING CONDITIONS AND CHARACTERISTICS**

(VCC = 5 V ± 10 %, TA = 0 to + 70° C, Unless Otherwise Noted)


#### READ CYCLE (See Note 1)

	Syn	nbol	- 15		- 20		~ 25		5	
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	<sup>1</sup> RC	15		20	_	25	_	ns	2
Address Access Time	tavqv	IAA	<del>  -</del>	15	_	20	_	25	ns	$\vdash$
Enable Access Time	tELQV	†ACS	1-	15	_	20	_	25	ns	3
Output Hold from Address Change	1 <sub>AXQX</sub>	tон	4	_	4	_	4	_	ns	$\vdash$
Enable Low to Output Active	<sup>t</sup> ELQX	CLZ	4	_	4	<u> </u>	4	_	ns	4.5.6
Enable High to Output High-Z	†EHQZ	<sup>I</sup> CHZ	0	8	0	9	0	10	ns	4.5.6
Power Up Time	†ELICCH	tpu	0	_	0	-	0		ns	
Power Down Time	<sup>†</sup> EHICCL	tPD	† <del>-</del> -	15	_	20		25	ns	<del>                                     </del>


#### NOTES:

- 1.  $\overline{\overline{\mathbf{W}}}$  is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with E going low.
- 4. At any given voltage and temperature, teHQZ max < teLQX min for a given device and from device to device.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.

#### **READ CYCLE 1**



#### READ CYCLE 2 (See Notes 2 and 4)



#### **AC TEST LOADS**




Figure 1A

# + 5 V 480 Ω 5 pF 255 Ω (INCLUDING SCOPE AND JIG) Figure 1B

### TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care Z = transition to off (high impedance)

#### TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

#### WRITE CYCLE 1 ( W Controlled) (See Note 1)

	Syr	Symbol		~ 15		- 20		25		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	IWC	15	T-	20		25	_	ns	2
Address Setup Time	†AVWL	IAS	0	_	0	=	0	_	ns	
Address Valid to End of Write	tavwh	†AW	12	_	15	=	20	_	ns	
Write Pulse Width	lWLWH, lWLEH	lWP	12	_	15	-	20	=	ns	
Data Valid to End of Write	IDVWH	¹DW	7	_	8	_	10	_	ns	
Data Hold Time	<sup>†</sup> WHDX	t <sub>DH</sub>	0	_	0	_	0	_	ns	<del>                                     </del>
Write Low to Output High-Z	twLqz	lwz	0	7	0	8	0	10	ns	3,4,5
Write High to Output Active	¹whox	tow	4	_	4	<del>  _ </del>	4	_	ns	3.4,5
Write Recovery Time	†WHAX	twn	0	_	0	<del>  _ </del>	0	_	ns	


# WRITE CYCLE 2 ( E Controlled) (See Notes 1)

	Syn	Symbol		- 15		- 20		25		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	_	20		25	_	ns	2
Address Setup Time	† <b>AVE</b> L	tAS	0	-	0		0		ns	
Address Valid to End of Write	†AVEH	†AW	12	-	15	_	20	_	ns	
Enable to End of Write	<sup>1</sup> ELEH- <sup>1</sup> ELWH	tcw	10		12	-	15	-	ns	6,7
Data Valid to End of Write	<sup>t</sup> DVEH	tDW	7	_	8	-	10	_	ns	
Data Hold Time	IEHDX	t <sub>DH</sub>	0	_	0	_	0	Ι=	ns	
Write Recovery Time	<sup>t</sup> EHAX	twr	0	-	0	_	0	_	ns	


#### NOTES:

- 1. A write occurs during the overlap of  $\overline{\mathbb{E}}$  low and  $\overline{\mathbb{W}}$  low.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. At any given voltage and temperature, twLQG max < twHQX min, both for a given device and from device to device.
- 4. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
- 7. If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.

# WRITE CYCLE 1 (See Note 2)



#### WRITE CYCLE 2 (See Note 2)



#### **ORDERING INFORMATION (Order by Full Part Number)**

