


---

# ADDRESS PROCESSOR

---

**KE5B256B1**

— 64k-bit • 3-port type —



Ver. 1.2.1

**Table of Contents**

*Address Processor KE5B256B1*

<b>1. Features</b>	<b>8. CPU Port</b>
1.1 Introduction	8.1 Access to Registers
1.2 Functional Overview	8.2 Basic Operation through CPU Port
1.3 Specifications	8.3 Search Operation through CPU Port
1.4 Register Names	8.4 Search Result Output from CPU Port
<b>2. Block Diagram</b>	8.5 HHA/HEA Register Operation
<b>3. Pin Assignment and Pin Descriptions</b>	8.6 Automatic Increment Function
3.1 Pin Assignment	8.7 Table Maintenance
3.2 Pin Descriptions	<b>9. Cascading</b>
<b>4. Port and Operation Mode Overview</b>	9.1 Device ID Registration
4.1 Port Overview	9.2 Priority
4.2 Arbitration	9.3 Cascade Connection
4.3 Operation Modes Overview	9.4 Input Port in a Cascade System
4.4 External Arbitration	9.5 Output Port in a Cascade System
<b>5. CAM Table</b>	9.6 CPU Port in a Cascade System
5.1 Entry and Segment	9.7 AC Characteristics in a Cascade System
5.2 Table Configuration	9.8 Single Device Operation
5.3 Read/Write Segment Data	<b>10. Initialization</b>
5.4 Search and CAM Table	<b>11. Examples</b>
<b>6. Input Port</b>	<b>12. Command Descriptions</b>
6.1 Input Port Configuration	12.1 Command Functions
6.2 IP Sequence Configuration	12.2 Conditions for Executing Commands
6.3 Selection of Channel and Start Sequence Number	<b>13. Register Descriptions</b>
6.4 IP Sequence Operation	13.1 Overview
6.5 HHA Automatic Output	13.2 Register Addresses
<b>7. Output Port</b>	13.3 Register Bit Maps
7.1 OP Sequence Configuration	13.4 Conditions for Accessing Registers
7.2 Selection of Channel and Start Sequence Number	<b>14. Electrical Characteristics</b>
7.3 OP Sequence Operation	14.1 Absolute Maximum Ratings
	14.2 Operating Range
	14.3 DC Characteristics
	14.4 AC Characteristics
	<b>15. Package Outline</b>

## 1. Features

### 1.1 Introduction

KE5B256B1 is a 256k-bit CAM (Content Addressable Memory) device with a new architecture. The main function of the LSI is fast searching of data on the search data table stored in CAM. User can define the row/column table size flexibility. The width of one entry in the search data table can be selected from 32 bits to 256 bits, in increments of 32 bits (1 segment). User can define the area to be searched in an entry freely in terms of the position and bit width. The search operation is executed for each segment, and the cycle time is 80ns with the fast operation characteristic of CAMs. KE5B256B1 provides 3 ports, an Input Port, Output Port and CPU Port. These ports are designed to have the most appropriate functionality.

The Input Port, which is only used for inputting the key data, provides the programmable input data formatter and programmable sequencer. These capabilities enable the formatting of the incoming key data and flexible search operation with any table column as a pre-determined sequence by writing into the Input Port.

Therefore, user can execute complex search operations quickly. The search results can be output by flag pin and by register reading from the Output Port or the CPU Port. The Output Port is only used for outputting the search results. Like the Input Port, it has a programmable sequencer. The Output Port can output search results automatically according to a pre-determined sequence by reading from the Output Port.

The CPU Port is used for the definition of the search table, the table configuration/maintenance and the configuration of the Input Port and the Output Port. The CPU Port has registers and commands by which user can realize functions easily. The registers can be accessed with direct addressing, and there are various effect commands for table maintenance. The input/output data bus is 16 bits in width. An endian function is supported to make it easy to access

the search table data of 32 bits. The upper 16 bits or the lower 16 bits of the segment can be read/written with the same address using the endian function.

Multiple devices can be easily cascade-connected in order to increase the number of entries in the CAM table without external logic. The extended CAM realized by cascade connection can be treated as if it were one continuous table in one device, because priority control is done internally between devices.

However, the number of segments forming one entry in the search data table must be the same in all devices (even if the devices are not cascade connected).

This device must arbitrate between ports to protect against data destruction caused by simultaneous access from plural ports. User can select two methods of arbitration. One is an internal arbitration mode which restricts the device to internal operation by port-dependent modes (CPU mode, IP mode, OP mode, IOP mode). In this case, the device determines whether the device receives operations from every port or not. The other is external arbitration. In this case, simultaneous access from every port is not permitted. However, user can decrease the execution cycles, because instead of external arbitration, mode restriction is not applied. User can select either method according to the required applications.

## 1.2 Functional Overview

The KE5B256B1 (Address Processor: AP) provides the best solution to the fast and complex "Address Filtering" requirements of today's internetworking equipment with the following outstanding functions.

(1) Flexible search data table definition answering to various protocols.

- The entry size is configurable from 32 bits to 256 bits.
- The search operation of any width key data can be performed with data at any position in the table.
- All the CAM area can be accessed as RAM.

(2) 3-port architecture

- Optimized functionality for each port provides fast data processing.

(3) Programmable input data formatting and search sequence

- The input data width can be selected as 32, 16, or 8 bits.

- Definition of data input and search start position.
- Masking by bit is possible.
- Search window set by byte unit.
- Maximum 8 step search sequence definition to any column of the table.

(4) Programmable output sequence

- Output sequence definition of any search result.
- Output sequence definition of any column of the hit entry.

(5) Multi-channel sequence

- A maximum of 16 kinds of IP sequences and OP sequences can be defined by indicating the channel/number of the start sequence.

(6) Cascading

- No additional logic is required.
- A cascaded table acts as one integral search data.

(7) Commands

- Useful commands for the search table maintenance

## 1.3 Specifications

<b>CAM core</b>	<b>Capacity</b>	<b>256 kbits</b>
	<b>Access to table entry</b>	<b>Random access to all data (RAM, CAM substitution)</b>
	<b>Configuration (Entry size)</b>	<b>Configurable to control the entry width from 32 bits to 256 bits in units of 32 bits</b> <ul style="list-style-type: none"> <li>• 32 bits x 8,192 entries</li> <li>• 64 bits x 4,096 entries</li> <li>• 96 bits x 2,728 entries</li> <li>• 128 bits x 2,048 entries</li> <li>• 160 bits x 1,636 entries</li> <li>• 192 bits x 1,364 entries</li> <li>• 224 bits x 1,168 entries</li> <li>• 256 bits x 1,024 entries</li> </ul>
	<b>Cascading</b>	<b>Up to 32 devices (adds table depth)</b>
	<b>Search Operation</b>	<ul style="list-style-type: none"> <li>• Via CPU Port</li> <li>• Via Input Port (automatic)</li> <li>• Masking by bit</li> <li>• Search operation by table segment (32 bits)</li> <li>• AND search for more than 32 bits of data</li> <li>• Hit accumulation using Access Bit</li> </ul>
	<b>Result Output</b>	<ul style="list-style-type: none"> <li>• Via CPU Port</li> <li>• Via Output Port (automatic)</li> <li>• Hit result pin (HO_)</li> <li>• Intermediate search result pins (SH0_, SH1_)</li> <li>• Hit</li> <li>• Hit address</li> <li>• Entry data of hit address</li> <li>• Key data used in search operation</li> </ul>

Specifications (cont'd)

Ports	Input Port (Key data input)	<ul style="list-style-type: none"> <li>Input data block width is selectable (32, 16, or 8 bits)</li> <li>Multi-channel: <ul style="list-style-type: none"> <li>IP sequence of 2 channels (A/B) can be defined.</li> <li>Number of start sequence can be selected.</li> </ul> </li> </ul>
	Input Port sequence (IP Sequence)	<ul style="list-style-type: none"> <li>Maximum 8-step input sequence configuration and data formatting functions.</li> <li>Cut Through: <ul style="list-style-type: none"> <li>Any block selectable among 64 blocks in data stream</li> </ul> </li> <li>Data Accumulation : <ul style="list-style-type: none"> <li>Most recent 64 bits can be temporarily stored (Accumulation Buffer &amp; Sub-accumulation Buffer)</li> </ul> </li> <li>Search Window Set: <ul style="list-style-type: none"> <li>Key data selectable with 32-bit width among 64 bits of accumulated data starting from n (n=0-3, n byte shift) byte</li> </ul> </li> <li>Mask operation by bit</li> <li>Any segment can be searched in any order.</li> </ul>
	Output Port (Search result output)	<ul style="list-style-type: none"> <li>32 bits</li> <li>Multi-channel <ul style="list-style-type: none"> <li>OP sequence of 2 channels (A/B) can be defined.</li> <li>Number of start sequence can be selected.</li> </ul> </li> </ul>
	Output Port sequence (OP Sequence)	<ul style="list-style-type: none"> <li>Maximum 8-step output sequence configuration</li> <li>Search key data: <ul style="list-style-type: none"> <li>Key data after data formatting used in the IP sequence (CMP0 - CMP7 register)</li> </ul> </li> <li>Hit status: <ul style="list-style-type: none"> <li>Hit, multi-hit, used channel (HSTAT register)</li> </ul> </li> <li>Hit address: <ul style="list-style-type: none"> <li>Hit entry address with the highest priority (HHA register)</li> </ul> </li> <li>Contents of hit address (MEMHHA register)</li> <li>* Hit status can be output in combination with other search results</li> </ul>
	CPU Port	<ul style="list-style-type: none"> <li>16-bit data, 8-bit address</li> <li>Command execution</li> <li>Register Read/Write</li> </ul>
Sequence reset	<ul style="list-style-type: none"> <li>SQRST_ (Pin)</li> <li>SSQRST command (from CPU Port)</li> </ul>	
Search result output pins	<ul style="list-style-type: none"> <li>HO_ : Results of each search operation</li> <li>SH0 , SH1 : Intermediate search results of specified step in the IP sequence</li> </ul>	
Cycle time	80ns	
I/F	LVTTTL compatible	
Supply voltage	3.3V ± 0.3V	
Package	144-pin PQFP	
Technology	0.5µ m CMOS	

## 1.4 Register Names

Register names are described by the following abbreviations.

### Abbreviations of Registers

Abbreviation	Register Name
COM Register	Command Register
CNTL Register	Control Register
DEVID Register	Device ID Register
DEVSTAT Register	Device Status Register
DEVSEL Register	Device Select Register
AR Register	Address Register
MEMAR Register	Memory_AR Register
MEMHHA Register	Memory_HHA Register
MEMHEA Register	Memory_HEA Register
CPUHS Register	CPU HHA/HEA Segment Register
MEMAR_AT Register	Memory_AR Attribute Register
MEMHHA_AT Register	Memory_HHA Attribute Register
MEMHEA_AT Register	Memory_HEA Attribute Register
SHASGN Register	Sequence Hit Flag Assignment Register
HHASGN Register	HHA Automatic Output Assignment Register
CUT Register	Cut Register
SS Register	Search Start Register
CS Register	Channel Sequence Register
MASK Register	Mask Register
AOC Register	Automatic Output Control Register
AOSC Register	Automatic Output Sub Control Register
CPUINP Register	CPU Input Data Register
CPUMASK Register	CPU Mask Register
CPUSRS Register	CPU Search Segment Register
CPUINP2 Register	CPU Input Data 2 Register
CPUMASK2 Register	CPU Mask 2 Register
CPUSRS2 Register	CPU Search Segment 2 Register
HSTAT Register	Hit Status Register
ESTAT Register	Empty Status Register
HHA Register	Highest Hit Address Register
HEA Register	Highest Empty Address Register
SH Register	Sequence Hit Result Register
CMP Register	Comparand Register

## 2. Block Diagram




Fig. 2-1 Block Diagram

### 3. Pin Assignment and Pin Descriptions

#### 3.1 Pin Assignment

KE5B256B1CFP  
(144-pin PQFP type)




Fig. 3.1.1 Pin Assignment



Table 3.1 Pin Assignment

Pin No.	Signal Name	I/O type
1	VDD	-
2	OD<2>	OUT
3	OD<1>	OUT
4	OD<0>	OUT
5	OE_	IN
6	PO_	OUT
7	PI_	IN
8	SHI_	OUT
9	SH0_	OUT
10	HO_	OUT
11	HI_	IN
12	FLO_	OUT
13	VDD	-
14	ID<0>	IN
15	ID<1>	IN
16	ID<2>	IN
17	GND	-
18	GND	-
19	GND	-
20	ID<3>	IN
21	ID<4>	IN
22	ID<5>	IN
23	ID<6>	IN
24	ID<7>	IN
25	ID<8>	IN
26	ID<9>	IN
27	ID<10>	IN
28	ID<11>	IN
29	ID<12>	IN
30	ID<13>	IN
31	ID<14>	IN
32	ID<15>	IN
33	ID<16>	IN
34	ID<17>	IN
35	ID<18>	IN
36	VDD	-
37	VDD	-
38	ID<19>	IN
39	ID<20>	IN
40	ID<21>	IN

Pin No.	Signal Name	I/O type
41	ID<22>	IN
42	ID<23>	IN
43	ID<24>	IN
44	ID<25>	IN
45	ID<26>	IN
46	ID<27>	IN
47	ID<28>	IN
48	ID<29>	IN
49	ID<30>	IN
50	ID<31>	IN
51	IPBUSY_/OPACT_	OUT
52	OPBUSY_/IPACT_	OUT
53	WR	IN
54	GND	-
55	GND	-
56	GND	-
57	SQRST_	IN
58	RST_	IN
59	RD_	IN
60	ADD<0>	IN
61	ADD<1>	IN
62	ADD<2>	IN
63	ADD<3>	IN
64	ADD<4>	IN
65	ADD<5>	IN
66	ADD<6>	IN
67	ADD<7>	IN
68	GND	-
69	R/W_	IN
70	CE_	IN
71	NC	OPEN* 1
72	VDD	-
73	VDD	-
74	DAT<0>	IO
75	DAT<1>	IO
76	DAT<2>	IO
77	DAT<3>	IO
78	DAT<4>	IO
79	DAT<5>	IO
80	GND	-

Table 3.1 Pin Assignment (cont'd)

Pin No.	Signal Name	I/O type
81	VDD	-
82	DAT<6>	IO
83	DAT<7>	IO
84	DAT<8>	IO
85	DAT<9>	IO
86	DAT<10>	IO
87	DAT<11>	IO
88	DAT<12>	IO
89	DAT<13>	IO
90	GND	-
91	GND	-
92	GND	-
93	DAT<14>	IO
94	DAT<15>	IO
95	ISNM<0>	IN
96	ISNM<1>	IN
97	ISNM<2>	IN
98	OPNS	IN
99	IPCH	IN
100	OPCH	IN
101	GND	-
102	OD<31>	OUT
103	OD<30>	OUT
104	OD<29>	OUT
105	SP/TP_	IN
106	NC	OPEN* 1
107	FLI_	IN
108	VDD	-
109	VDD	-
110	OD<28>	OUT
111	OD<27>	OUT
112	OD<26>	OUT
113	OD<25>	OUT
114	OD<24>	OUT
115	GND	-
116	OD<23>	OUT
117	OD<22>	OUT
118	OD<21>	OUT
119	OD<20>	OUT
120	VDD	-

Pin No.	Signal Name	I/O type
121	OD<19>	OUT
122	OD<18>	OUT
123	OD<17>	OUT
124	OD<16>	OUT
125	GND	-
126	GND	-
127	GND	-
128	OD<15>	OUT
129	OD<14>	OUT
130	OD<13>	OUT
131	OD<12>	OUT
132	VDD	-
133	OD<11>	OUT
134	OD<10>	OUT
135	OD<9>	OUT
136	OD<8>	OUT
137	GND	-
138	OD<7>	OUT
139	OD<6>	OUT
140	OD<5>	OUT
141	OD<4>	OUT
142	OD<3>	OUT
143	NC	OPEN* 1
144	VDD	-

\*1 NC pins should be open. (Do not connect.)

### 3.2 Pin Descriptions

Pin name	Attribute	Function
<b>DAT&lt;15:0&gt;</b>	<b>CPU Port Data Bus</b> Input / Output Tri-state LVTTTL	DAT<15:0> is a 16-bit, bidirectional data bus used to convey data, commands, and status to and from the Address Processor (AP). The direction is controlled by the state of R/W_. DAT<15:0> is enabled by a low level of CE_.
<b>ADD&lt;7:0&gt;</b>	<b>CPU Port Address Bus</b> Input LVTTTL	ADD<7:0> is an 8-bit address bus used to select registers.
<b>CE_</b>	<b>Device Enable</b> Input LVTTTL	CE_ is used for access from the CPU Port. R/W_, ADD, DAT inputs are latched on the falling edge of CE_.
<b>R/W_</b>	<b>Read/Write</b> Input LVTTTL	R/W_ low selects a write cycle. R/W_ high selects a read cycle. The state of R/W_ is registered on the falling edge of CE_.
<b>RST_</b>	<b>Hardware Reset</b> Input LVTTTL	RST_ is a hardware reset signal. A low pulse of RST_ initializes the AP. The minimum low hold time is 40ns.
<b>ID&lt;31:0&gt;</b>	<b>Input Port Data Bus</b> Input LVTTTL	ID<31:0> is a 32-bit data bus used to convey search data to the AP through the Input Port. The ID bus width can also be configured to 8 bits (ID<7:0>) or 16 bits (ID<15:0>).

Pin Name	Attribute	Function
WR	<b>Input Port Write Pulse</b> Input LVTTTL	WR controls the search operation through the Input Port. Users can select the polarity of WR. According to the cut through configuration, data on the ID bus is transferred on the falling edge (negative pulse) or the rising edge (positive pulse) of WR.
SP/TP_	<b>Port Number Select</b> Input LVTTTL	SP/TP_ controls the mode restriction for register access and command execution. When the SP/TP_ is pulled down, the use of independent triple ports and restricts some operations in the CPU mode. When the SP/TP_ is pulled up, the use of like a single port and reduces the restriction.
SQRST_	<b>Input/Output Port Sequence Pointer Reset</b> Input LVTTTL	SQRST_ is a Sequence Pointer Reset signal for the Input Port and Output Port. A low pulse of SQRST_ initializes the Input Port Sequence Pointer and Output Port Sequence Pointer. Low hold time requires more than 40ns.
OD<31:0>	<b>Output Port Data Bus</b> Output LVTTTL	OD<31:0> is a 32-bit data bus used to output the results of a search operation.
RD_	<b>Output Port Read Pulse</b> Input LVTTTL	RD_ controls the read access through the Output Port. The Output Port read cycle starts on the falling edge of RD_. The OD bus outputs the results of the search operation according to the output sequence configuration.
OE_	<b>Output Port Output Enable</b> Input LVTTTL	OE_ enables the OD output. When OE_ is low, the OD output drivers are enabled. When OE_ is high, OD bus impedance becomes high.

Pin Name	Attribute	Function
<b>IPBUSY_/OPACT_</b>	<b>Input Port Busy/ Output Port Active</b> Output LVTTTL	IPBUSY_/OPACT_ is used to monitor the status of port operation. When the SP/TP_ pin is pulled down, this pin becomes a busy signal for the Input Port. This pin is low during the Output Port read cycle or CPU mode. On the other hand, when the SP/TP_ pin is pulled up, this pin becomes an active signal for the Output Port. This pin is low during the Output Port read cycle.
<b>OPBUSY_/IPACT_</b>	<b>Output Port Busy/ Input Port Active</b> Output LVTTTL	OPBUSY_/IPACT_ is used to monitor the status of port operation. When the SP/TP_ pin is pulled down, this pin becomes a busy signal of the Output Port. This pin is low during the Input Port read cycle or CPU mode. On the other hand, when the SP/TP_ pin is pulled up, this pin becomes an active signal for the Input Port. This pin is low during the Input Port write cycle.
<b>HO_</b>	<b>Hit Flag Output</b> Output LVTTTL	HO_ is used to output search results. This pin is low when even one hit occurs in the search operation. This pin is high when no entry is hit. In a cascaded system, the hit signal of the cascade configuration appear the HO_ output of the lowest priority device (Last Device).
<b>HI_</b>	<b>Hit Flag Input</b> Input LVTTTL	HI_ is used in the cascaded system. HI_ input is connected to the HO_ output of the adjacent higher priority device. This connection propagates hit information from a high priority device to a lower priority device. The HI_ pin of the highest priority device should be pulled up in a cascaded system, and in a single system, the HI_ pin of the device should be pulled up.

*Address Processor KE5B256B1*

Pin Name	Attribute	Function
SH0_, SH1_	Sequence Hit Flag Output Open Drain	SH0_ and SH1_ are used to output the intermediate search results in a search sequence from the Input Port. When there are search results of a specified sequence number, this pin is low. On the other hand, when there is no hit, this pin has high impedance. SH0_ and SH1_ are programmably selected and output intermediate search results.
PO_	Priority Output Output LVTTTL	PO_ is used to propagate priority information of the device and to output multi-hit information. In a cascaded system, this pin propagates priority information (DEVID priority) of cascaded system to the lower priority device. This pin is also used as a multi-hit status flag. When this pin is low, multi-hit occurs. In a cascaded system, the PO_ pin of the lowest priority device (Last Device) outputs system multi-hit information.
PI_	Priority Input Input LVTTTL	PI_ is used in a cascaded system. The PI_ input is connected to the PO_ output of the adjacent higher priority device. This connection propagates DEVID priority from a high priority device to a lower priority device. Multi-hit information is also propagated by this connection. The PI_ pin of the highest priority device should be pulled up in a cascaded system, and in a single system, the PI_ pin of the device should be pulled up.
FLO_	Full Flag Output Output LVTTTL	FLO_ is used to output search results. This pin is low when all entries in the CAM are filled with effective entries (full status) and there is no entry for new registration. In a cascaded system, the full signal of the cascade configuration appears at the FLO_ output of the lowest priority device (Last Device).

Pin Name	Attribute	Function
<b>FLI_</b>	<b>Full Flag Input</b> Input LVTTTL	FLI_ is used in a cascaded system. The FLI_ input is connected to the FLO_ output of the adjacent higher priority device. This connection propagates full/empty information from a high priority device to a lower priority device. The FLI_ pin of the highest priority device should be pulled up in a cascaded system, and in a single system, the HI_ pin of the device should be pulled up.
<b>IPCH</b>	<b>Input Port Channel</b> Input LVTTTL	IPCH determines the Input Port active channel when hardware channel selection is defined in the CNTL register. The state of IPCH is registered on the falling edge of the SQRST_ pulse or CE_ pulse of the SSQRST command. IPCH low selects channel "A" and high selects channel "B."
<b>ISNM&lt;2:0&gt;</b>	<b>Input Port Start Sequence Number Select</b> Input LVTTTL	ISNM<2:0> is used to indicate the start search sequence number. When a hardware channel selection is defined in the CNTL register, this 3-bit field indicates the start IP sequence number directly. Signals on this fields are latched on the falling edge of the SQRST_ pulse or CE_ pulse of the SSQRST command.
<b>OPCH</b>	<b>Output Port Channel</b> Input LVTTTL	OPCH determines the Output Port active channel when hardware channel selection is defined in the CNTL register. The state of OPCH is registered on the falling edge of the SQRST_ pulse or CE_ pulse of the SSQRST command. IPCH low selects channel "A" and high selects channel "B."

<b>Pin Name</b>	<b>Attribute</b>	<b>Function</b>
<b>OPNS</b>	<b>Output Port Start Sequence Number Selection</b> Input LVTTL	OPNS is used to indicate the start output sequence number. This pin determines whether the OP start sequence number is "0" or a number indicated in the CNTL register. A Signal on the OPNS pin is latched on the falling edge of SQRST_ pulse or CE_ pulse of the SSQRST command. When this pin is low, the sequence number "0" is selected. On the other hand, when this pin is high, the sequence number pointed in the CNTL register is selected.
<b>VDD</b>	<b>Supply</b>	Power Supply: 3.3V ± 0.3V
<b>GND</b>	<b>Supply</b>	Ground



## 4. Port and Operation Mode Overview

### 4.1 Port Overview

KE5B256B1 has an Input Port, which is only used to input search key data, an Output Port, which is only used to output search results, and a CPU Port, which is used to control the device, for table configuration, and for table maintenance. An overview of each port is presented below.

#### Input Port

The 32-bit Input Port receives data for search operations. The port width is 32-bit in width, but it can be configured to 16 or 8 bits. When 16 or 8 bits are configured, 16 or 8 bits on the LSB side of ID<31:0> are used, with 16 bits, ID<15:0> is effective. With 8 bits, ID<7:0> is effective. The data on the ID<31:0> is input into the device by applying a writing pulse (WR pulse) to the WR pin. A pre-defined search sequence (IP sequence) then executes. The polarity of the WR pulse is programmable, and can be configured by the user to a negative or positive pulse. The WR pulse cycle is called the Input Port cycle.

A sequencer in the Input Port operates synchronously with the WR pulse. The sequence executes the following processes.

#### (1) Cut Through

Only desired data blocks as search keys are picked up from among the input data stream applied from the Input Port.

#### (2) Data Accumulation

The data blocks picked up in the Cut Through process are stored in an Accumulation Buffer and a Sub-accumulation Buffer in the device. The total number of bits which can be stored in the Accumulation Buffer and Sub-accumulation

Buffer is 64 bits.

#### (3) Search Window Setting

A 32-bit data block is selected as the search key data from among the 64-bit data block stored in the above two buffers. The position of the window can be set by byte.

#### (4) Mask Operation

The 32 bits of search key data selected can be masked by bit. Masked bits are not compared with the corresponding bits of the search key data.

#### (5) Selection of Search Segments

A column position (segment) in the search data table to be searched is selected.

#### (6) Execution of Search

These sequencer operation (IP sequence) is programmable. Each step of the search operation can be defined independently. Two sets of the IP sequence can be defined (2-channel architecture). Each channel can contain a maximum of 8 steps. Two kinds of sequences can execute by changing these channels. Furthermore, user can use the sequencer dividing function. In this case, a maximum of 16 kinds in an IP sequence, which have various search mask definitions and search segment definitions, can be defined (multi-channel). See Chapter 6 for a detailed discussion of IP sequence definitions.

#### Output Port

The 32-bit Output Port provides search results. The data is output synchronously with an RD\_ pulse on the OD<31:0>. The cycle of the RD\_ pulse is called the Output Port Cycle. There are several search results output from the Output Port as listed below.

- Hit status (Hit, Multi-hit, etc.)
- Address of the hit entry
- Stored data of the hit entry
- Key data used in the IP sequence

Users can define which of the results are output and the numbers of which the results are output in the sequencer (OP sequence).

The OP sequence is also constructed of two channels, and each channel can contain a maximum of 8 steps (as in the IP sequence). Users can use the sequencer dividing function and define multi-channel sequences. See Chapter 7 for a detailed discussion of IP sequence definitions.

### **CPU Port**

The CPU Port has a 16-bit data bus DAT<15:0> interfacing with the host processor. The address ADD<7:0> determines which register is accessed in the device. Each operation through the CPU Port is executed synchronously with a CE\_ low pulse. The CE\_ pulse cycle is called the CPU Port Cycle. An R/W\_ signal determines whether a cycle is a reading cycle or a writing cycle.

All operations using the CPU Port are executed by reading or writing registers indicated by the Address Bus (ADD<7:0>). The processes executed by the CPU Port are presented below.

#### (1) Setting of Basic Device Operations

This setting is executed by writing the CNTL register. The contents of the setting are an Endian function (see Chapter 5) polarity of the WR pulse and a method of IP/OP channel selection (see Chapters 6, 7). A detailed discussion of the bit map of the CNTL register is presented in Section 13.3.

- (2) Device ID Registration  
(only for cascaded systems)

With a cascaded system, the Device ID must be registered. A detailed discussion of Device ID registration is presented in Section 9.1.

#### (3) CAM Table Configuration

The column size (entry width) and row size (entry number) of the CAM table must be defined. This definition is called a table configuration. See Chapter 5 for a detailed discussion.

#### (4) IP/OP Sequence Definition

The search sequence of the Input Port (IP sequence) and the output sequence of the Output Port are defined. A method of input data formatting, mask operation, and the search segment can be defined by setting the Cut register, SS register, CS register, and MASK register for the IP sequence. See Section 6.2 for a detailed discussion.

A pointing the search required results (Status, Address, Data) and output segment can be defined by setting the AOC register and AOSC register. A detailed discussion is presented in Section 7.1.

#### (5) CAM Table Creation and Maintenance

The creation and maintenance of the CAM table are executed by accessing data in the CAM. This operation can be executed by both the former operation and also by using a maintenance command. See Chapter 8 for a detailed discussion.

#### (6) Command Execution

Commands can be executed by writing an OP-code into the COM register. Some commands are prepared for mode change, device reset, IP/OP sequence reset, and table maintenance.

### (7) Search Operation

A search operation may be also executed through the CPU Port. However, automatic search operations cannot be defined in search operations through the CPU Port, (as with the IP sequence). The key data, mask data, or search segment number should be set up in the CPUINP, CPUMASK, or CPUSRS register prior to performing the SRCH command. A detailed discussion is presented in Chapter 8.

### (8) Search Results

The results of the search operation can be output via the CPU Port by reading the registers (e.g. HSTAT, ESTAT, HHA, SH, and CMP) which store the hit status, hit address, and intermediate hit information of the IP sequence. Stored data of the hit entry can be output by reading the MEMHHA register. For a detailed discussion, See Chapter 8.

In access to the CAM table of above-mentioned operations (3, 5, 7, and part of 6, 8), simultaneous access through the Input Port and Output Port is not permitted to protect the CAM table data against destruction. However, register access except for the CAM table and execution commands with no relation to CAM table manipulation can be executed while the Input Port and Output Port are running, because is access will not cause CAM table destruction. A detailed discussion of operations which are not permitted simultaneously is presented in Table 4.3.1.

## 4.2 Arbitration

This device is not permitted to access through plural ports simultaneously to protect against the CAM data destruction. Therefore, it is necessary to arbitrate operations through the three ports (CPU, Input, Output) using one of the two methods described below.

### (1) Internal Arbitration

Internal arbitration restricts access simultaneous to the device through plural ports according to the operation mode. The operation modes in internal arbitration include the CPU mode, in which a host processor mainly operates, the IP mode, in which the IP sequence is executed, the OP mode, in which the OP sequence is executed, and the IOP mode, which is a waiting mode for shifting to the IP or OP mode. An TC sub-mode for table definition and a DEVID sub-mode for Device ID registration are also included.

In internal arbitration, for example, in the CPU mode, the device is controlled so as not to execute operations through the Input Port (IP sequence) and the Output Port (OP sequence). Therefore, a shift mode operation is necessary before executing the required operations.

### (2) External Arbitration

External arbitration is a method that restricts access simultaneous to the device through plural ports external to the device. For example, when access signals to each port are created by the same clock, accesses to each port can be exclusive. In this case, the command for shifting modes can be omitted using external arbitration.

There is basically no mode concept in external arbitration. The only restrictions are on the operation modes that are related to the TC sub-mode for table definition and a DEVID sub-mode for Device ID registration.

The SP/TP\_ pin determines which arbitration method is selected. When the SP/TP\_ pin is pulled down, the internal arbitration is selected. If pulled up, external arbitration is selected.

### 4.3 Operation Modes Overview

As mentioned above, during internal arbitration, operation of the device is restricted by the operation mode. A detailed discussion of each mode is given below.

#### CPU Mode

The CPU mode is used to access the device through the CPU Port. In this mode, accesses through the Input Port and Output Port become invalid. Transition to the CPU mode is executed by the device reset operation (applying a low pulse to the RST\_ pin or issuing the SRST command) or issuing the SWCPUP and SWCPU\_IM commands.

Operation through the CPU Port is basically in the CPU mode, but there are operations which can be executed in the other modes. In internal arbitration, operations related to the CAM table can not be executed by shifting to the CPU mode.

Operations which can be performed only in the CPU mode are discussed below for the internal arbitration.

- Writing the CNTL Register

The CNTL register is different from the CAM core, but this register cannot be written in the only CPU mode because the basic definitions of the CNTL register are important information for accessing to the CAM table. Reading of the CNTL register can be executed in the other modes.

- Creating the CAM Table and Maintenance

Commands for read/write data of the CAM table can be executed to protect against data destruction due to simultaneous access through the Input Port and the Output Port when only the CPU mode can be executed.

- Reading the CMP Register

The CMP register can also be accessed to protect against

data destruction due to simultaneous access through the Input Port and Output Port when only the CPU mode can be executed.

When you execute the above operation, which can be executed only in the CPU mode, be careful about mode shifting. A summary of the operations which are not permitted simultaneous access through the Input Port or Output Port is presented in Table 4.3.1.

#### DEVID Sub-mode

The DEVID sub-mode, which belongs to the CPU mode, is used to register a unique Device ID for every cascaded device. The following operations require to registration of a Device ID in the DEVID sub-mode.

- STR\_DEVID command
- Read/Write to the DEVID register
- NXT\_PR command
- END\_DEVID command

Do not use the DEVID sub-mode except in Device ID registration. In the case of a single device, the DEVID sub-mode is not necessary to use because Device ID registration is not necessary. See Section 9.1 for a detailed discussion of Device ID registration.

#### TC Sub-mode

In the TC sub-mode, which belongs to the CPU mode, user defines how many segments (1 segment = 32 bits) the CAM table has as one entry. This operation is called table configuration. In the TC sub-mode, only the following operations which are necessary to configure the CAM table are performed.

- STR\_TC command
- Read/Write AR register (pointing the CAM address)

Table 4.3.1 Prohibited operations in simultaneous access through Input Port and Output Port

Operations	Content of operation
Register access to CAM table	MEMAR register Read/Write MEMHHA register Read/Write MEMHEA register Read/Write MEMAR_AT register Read MEMHHA_AT register Read MEMHEA_AT register Read
Command to CAM table	SRCH command            GEN_HIT command SRCH2 command        NXT_HE command PRG_AL command        GEN_FL command PRG_NAC command      APPEND command PRG_AC command        APPEND_NHE command RST_AC command        RESTORE command PRG_NACWH command   STMP_AR command PRG_ACWH command    STMP2_AR command RST_ACWH command    STMP_HH command PRG_HH command        STMP2_HH command PRG_AR command        STMP_HE command NXT_HH command        STMP2_HE command
Secondary register access to CAM table	CNTL register Write CMP register Read

- Read/Write MEMAR register (Read/Write TC data)
- END\_TC command

These commands cannot be used except in table configuration. Table configuration must be executed when user uses the device. A detailed discussion of table configuration is presented in Section 5.2.

### IOP Mode

The IOP mode is the stand-by state for the IP mode or OP mode. The device moves the IOP mode from the CPU mode when an SWIOP command is executed. In this mode, the sequencer in the Input Port starts to operate automatically, and the mode of the device moves to the IP mode (Note 1). When the defined IP sequence ends, the mode returns to the IOP mode automatically.

When an RD\_ pulse is applied in the IOP mode, the sequence in the Output Port starts to operate and the mode of the device moves to the OP mode. When the defined OP sequence ends, the mode returns to the IOP mode.

In the IOP mode, operations (e.g. accessing the CAM table through the CPU Port) which are permitted only in the CPU mode cannot be executed. When user wishes to execute these operation, it is necessary to change the CPU mode by issuing an SWCPUP command or SWCPUP\_IM command.

### IP Mode

The Input Port is active in the IP mode. When a WR pulse is applied to the Input Port in the IOP mode, the mode of the device moves the IP mode and the search operation starts according to the defined sequence. The search operation is executed synchronously with the WR pulse, and the

sequence is processed step by step. The IP sequence pointer increases with each step. When the pointer arrives at the step which is defined as the end of the sequence, the pointer stops and the mode returns to the IOP mode automatically. However, when the mode returns to the IOP mode, the IP sequence will not operate even when a WR pulse is input, because the sequence pointer is stopped. If user wishes to start the IP sequence again, it is necessary to initialize the stopped pointer. Inputting an SQRST\_ low pulse or issuing an SSQRST command initializes the pointer.

In the IP mode, an output operation through the Output Port and the operations (e.g. accessing the CAM table through the CPU Port) which are permitted only in the CPU mode cannot be executed.

When interrupt commands (SWCPUP, CWCPUP\_IM, SWCPUP\_SQE command) are executed before the end of the IP sequence, the device moves the CPU mode according to the timing of the command specification. A detailed discussion of interrupt commands through the CPU Port is presented in a later section.

### **OP Mode**

The Output Port is active in the OP mode. When an RD\_ pulse is applied to the Output Port in the IOP mode, the mode of the device moves to the OP mode and the output operation starts according to the defined sequence. The output operation is executed synchronously with the RD\_ pulse and the sequence is processed step by step. The OP sequence pointer with each step. When the pointer arrives at the step which is defined as the end of the sequence, the pointer stops and the mode returns to the IOP mode automatically. When the mode returns to the IOP mode, the OP sequence will not operate when an RD\_ pulse is input, because the sequence pointer is stopped. Users who wish to restart the OP sequence should initialize the stopped pointer using the sequence pointer reset operation.

In the OP mode, the search operation through the Input Port and the operations (e.g. accessing the CAM table through the CPU Port) which are permitted only in the CPU mode cannot be executed. When the interrupt commands are executed before the end of the IP sequence, the device moves the CPU mode according to the timing of the command specification.

(Note 1) The sequence pointer reset operation with changing to the IOP operation is necessary to start the sequence.

### Mode Transition and Command

Mode transition is shown in Fig. 4.3.1 when the SP/TP\_pin is pulled down (in internal arbitration). The mode transition is controlled by the WR, RD\_ pulses or command. A detailed discussion is presented below.

#### CPU mode => IOP mode

The transition of the IOP mode from the CPU mode is executed basically by executing the SWIOP command. Some of the commands which are executed in the CPU mode have the SWIOP command function. After these commands execute, the device can return to the IOP mode immediately. This function is called the automatic SWIOP function. Users can determine whether to use the automatic SWIOP function or not by setting the CPUHS register. This function omits issuing of the SWIOP command, and can make processes more efficient. The following 8 commands have the automatic SWIOP function. See Chapters 8 and 12 for a detailed discussion of each command.

- Append commands
  - APPEND command
  - APPEND\_NHE command
- Stamp commands
  - STMP\_AR command
  - STMP\_HH command
  - STMP\_HE command
  - STMP2\_AR command
  - STMP2\_HH command
  - STMP2\_HE command

#### IOP mode => IP mode

The transition to the IP mode from the IOP mode is executed by inputting a WR pulse. However, when the sequence pointer stops, the WR pulse is not received and the mode transition is not executed. If user wishes to move the

IP mode (starting IP sequence), the sequence pointer reset operation must be executed beforehand. The sequence pointer reset operation can be executed before the SWIOP command.

#### IP mode => IOP mode

When a predefined IP sequence ends, the mode of the device returns to the IOP mode. When the sequence pointer reset operation is executed in the IP mode, the mode returns to the IOP mode without waiting for the end of the IP sequence. Users who wish to have the mode return to the IOP mode in the middle of an IP sequence should use, the sequence pointer reset operation. (See Chapter 14.)

#### IOP mode => OP mode

The transition to the OP mode from the IOP mode is executed by inputting an RD\_ pulse. However, when the sequence pointer stops, the RD\_ pulse is not received and the mode transition is not executed. If user wishes to move the OP mode (starting OP sequence), the sequence pointer reset operation must be executed beforehand. The sequence pointer reset operation for the OP sequence is not necessary if the sequence pointer reset operation is executed before the IP sequence which corresponds to the OP sequence, because the sequence pointer reset operation initializes both the IP sequence pointer and the OP sequence pointer.

#### OP mode => IOP mode

When a predefined OP sequence ends, the mode returns to the IOP mode. When the sequence pointer reset operation is executed in the OP mode, the mode returns to the IOP mode without waiting for the end of the OP sequence. Users who wish to have the mode return to the IOP mode in middle of an OP sequence should use, the sequence pointer reset operation. (See Chapter 14.)






Fig. 4.3.1 State Diagram in internal arbitration

Table 4.3.2 IPBUSY\_/OPACT\_, OPBUSY\_/IPACT\_ in internal arbitration

	IPBUSY_/OPACT_	OPBUSY_/IPACT_
<b>CPU mode (including DEVID sub-mode and TC sub-mode)</b>	<b>L</b>	<b>L</b>
<b>IP mode</b>	<b>H</b>	<b>L</b>
<b>OP mode</b>	<b>L</b>	<b>H</b>
<b>IOP mode</b>	<b>H</b>	<b>H</b>



IOP mode => CPU mode

The SWCPUP command or SWCPUP\_IM command is issued to move the mode to the CPU mode from the IOP mode.

IP mode/OP mode => CPU mode (CPU interrupt)

When the CPU interrupt commands (SWCOUP, SWCPU\_IM, SWCPUP\_SQE) are issued, user can move the mode to the CPU mode from the IP mode/OP mode without using the IOP mode. A detailed discussion of CPU interrupt commands is presented below.

- SWCPUP Command

When a SWCPUP command is issued during an IP sequence/OP sequence, the CPU interrupt is reserved and the device moves to the CPU mode without passing through the IOP mode after the end of the sequence being executed. When a SWCPUP command is issued in the IOP mode, the device moves to the CPU mode immediately.

- SWCPUP\_SQE Command

A SWCPUP\_SQE command also moves the mode to the CPU mode after the end of the IP sequence/OP sequence. However, when the command is issued in the IOP mode, the interrupt is only reserved and the device does not move to the CPU mode immediately. This point is different from the SWCPUP command. In this case, the transition to the CPU mode is also executed after the end of the IP sequence/OP sequence.

- SWCPUP\_IM Command

When an SWCPUP\_IM command is issued during an IP sequence/OP sequence, the CPU interrupt is reserved immediately and the device moves to the CPU mode without waiting for the end of sequence being executed. The input Port cycle/Output Port cycle, which is executed when an

SWCPUP\_IM command is issued, continues to operate and the device moves to the CPU mode at the end of the cycle. When an SWCPUP\_IM command is issued in the IOP mode, the device moves to the CPU mode immediately.

The IP sequencer/OP sequencer detects the issuance of the above-mentioned CPU interrupt commands at the edge of the WR/RD\_pulse. (See Chapter 14, CPU interrupt in the IP mode/OP mode.) When the timing shown in Chapter 14 is not observed, the command is not detected until the next edge of the WR/RD pulse, and the transition to the CPU mode is executed late. The transition to the CPU mode can be confirmed by the DEVSTAT register or the IPBUSY\_/OPACT\_pin and OPBUSY\_/IPACT\_pin.

If there is no WR/RD\_pulse for some reason, the interrupt command is not detected and the transition to the CPU mode is not executed. In this case, the SWCPUP command can move the device to the CPU mode after the IP/OP sequence is stopped by a sequence pointer reset operation.

CPU mode <=> DEVID sub-mode

Normal transition to the DEVID sub-mode from the CPU mode is executed by issuing an STR\_DEVID command. The END\_DEVID command is issued to return to the CPU mode after Device ID registration.

CPU mode <=> TC sub-mode

Normal transition to the TC sub-mode from the CPU mode is executed by issuing an STR\_TC command. The END\_TC command is issued to return to the CPU mode after table configuration.

Users can confirm the mode of the device by reading the DEVSTAT register or the IPBUSY\_/OPACT\_pin and OPBUSY\_/IPACT\_pin.

The IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_pins be-

come busy signals in internal arbitration, as shown in Table 4.3.2.

Both the IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_ pins become low and indicate "Busy" to the Input Port/Output Port in the CPU mode (including the DEVID sub-mode and TC sub-mode).

The OPBUSY\_/IPACT\_ pin becomes low to prohibit operation through the Output Port and indicates "Busy" of the Output Port. The IPBUSY\_/OPACT\_ pin becomes low to prohibit operation through the Input Port and indicates "Busy" of the Input Port. The IPBUSY\_/OPACT\_ and the OPBUSY\_/IPACT\_ pins become high to indicate a ready status to the IP sequence or the OP sequence in the IOP mode.

The CPF bit of the DEVSTAT register is a flag which indicates that the mode is the CPU mode in internal arbitration. The IPF bit of the DEVSTAT register is a flag which indicates that the mode is the IP mode in the internal arbitration. The OPF bit of the DEVSTAT register is a flag which indicates that the mode is the OP mode in the internal arbitration. See Chapter 13 for a detailed discussion of the bit map of the DEVSTAT register.

Examples of typical use in the internal arbitration are presented below.

When the device reset operation by an RST\_ signal (or the SRST command) is executed, the device moves to the CPU mode automatically. After Power ON, a device reset operation by a low pulse of the RST\_ signal must be executed. The device reset operation initializes many registers. The initialized values are shown in Chapter 13. Registers for the IP sequence/OP sequence have pre-determined initial values.

Register the Device ID in every device by moving the DEVID sub-mode after the device reset operation in a cascaded system. After Device ID registration, the transition

back to the CPU mode is executed by an END\_DEVID command. See Chapter 9 for a detailed discussion of Device ID registration.

In the case of a single device, Device ID registration is not necessary.

First, execute a designation of the device operation by setting the CNTL register in the CPU mode after the device reset operation (Device ID registration in a cascaded system). (A detailed discussion of the CNTL register is presented in Chapter 13.)

Second, execute a table configuration by moving to the TC sub-mode. When the table configuration of all CAM words ends, the transition back to the CPU mode is executed by the END\_TC command.

Third, execute the create table operation (writing table data). See Chapter 8 and 12 for a detailed discussion of the command set for accessing and maintenance of the CAM table.

Execute IP sequence/OP sequence definition by setting the CUT register, SS register, CS register, MASK register, AOC register, and AOSC register. A detailed discussion is presented in Section 6.2 and 7.1.

After all the above processes have been executed in the CPU mode, the device can be activated. When the SWIOP command is issued at this time, the CPU mode ends and the device moves to the IOP mode.

When the WR pulse is input after a sequence pointer reset operation in the IOP mode, the device moves to the IP mode and executes the IP sequence according to the definition. When the IP sequence ends, the mode moves to the IOP mode automatically.

At this time the device moves to the OP mode when an RD\_ pulse is input, and user can fetch the results of the IP sequence using the OP sequence. When the OP sequence

ends, the device returns to the IOP mode.

When modifying/append data in the CAM table after an IP sequence or OP sequence, issue the above CPU interrupt command and move the device to the CPU mode. After modifying/append data in the CAM table, the device is moved to the IOP mode by a SWIOP command. If a sequence pointer reset operation is not executed, the device is not moved to the waiting state for the transition to the IP mode. The sequence pointer reset operation can be also executed in the CPU mode or after the transition to the IOP mode.

#### **4.4 External Arbitration**

As described in Section 4.2, external arbitration is a method outside the device which prohibits simultaneous access to the device through plural ports.

For example, when accessing signals to plural ports (WR, RD\_, and CE\_) are given from the same system clock and only one becomes active, a sufficient interval for all signals can be secured because only one signal always accesses the device. When the interval for accessing from every port is guaranteed to obtain a determined time width outside the device, external arbitration can be defined.

When external arbitration is defined, the mode restriction for all operations disappears and the issuing of commands (SWIOP, SWCPUP, SWCPU\_IM, SWCPUP\_SQE) for mode transition is not necessary. Therefore, process cycles can be decreased when much accessing of the CAM table through the Input Port and Output Port and modification of the CAM table through the CPU Port are required. However, the TC sub-mode for table configuration and the DEVID sub-mode for DEVICE ID registration is necessary to move the device to the sub-mode. A comparison with mode transition in internal arbitration is shown in Fig. 4.4.1.

The external arbitration operations are described below.

The device reset operation is also necessary in external arbitration after Power ON. The device should then be moved to the DEVID sub-mode using a STR\_DEVID command in cascaded systems and the Device ID should be registered. After Device ID registration, execute an END\_DEVID command.

After setting the CNTL register, move the device to the TC sub-mode using a STR\_TC command and execute table configuration. After table configuration, exit the Device from the TC sub-mode using an END\_TC command.

After writing the table data or the IP/OP sequence configuration, the IP sequence or OP sequence can start without an SWIOP command if the sequence pointer reset operation is executed. In modification/append of the table data (entry) after the end of the IP sequence or OP sequence, the mode transition using an CPU interrupt command is not necessary. Therefore SWIOP, SWCPUP, SWCPUP\_IM, and SWCPUP\_SQE commands are completely unnecessary. However, the user should control the device from the outside to maintain the timing specifications between the WR and the RD\_, WR and CE\_, RD\_ and CE\_ signals. If the operations through the CPU Port by the CE\_ are not related to the CAM table (other than in Table 4.3.1), there is no timing restriction between the CE\_ pulse and WR, RD\_ pulses.

If user observes the above-mentioned timing restrictions among signals, mode transition is not necessary except for the transition to the TC sub-mode for table configuration and transition to the DEVID mode for Device ID registration. The OP sequence can start during the IP sequence (before finishing the IP sequence completely), and the IP sequence can continue to execute again. That is, both the IP sequence and OP sequence can run simultaneously. However, adequate care should be used in sequence configuration.


In external arbitration, there is no mode concept. The CPF bit of the DEVSTAT register is set to "1" after a device reset operation and indicates the same status as in the CPU mode. However, this bit does not change there after. The IPF and the OPF bits of the DEVSTAT register are initialized to "0," and these bits become "1" when the IP sequence/OP sequence is running.

The OPBUSY\_/IPACT\_ pin is not a busy signal for the Output Port, but becomes a port active signal which indicates whether the Input sequence is running or not. The IPBUSY\_/OPACT\_ pin is not a busy signal for the Input Port, but becomes a port active signal which indicates whether the Output sequence is running.

The above discussion is summarized in Table 4.4.1. After the sequence pointer reset operation, both the OPBUSY\_/IPACT and the IPBUSY\_/OPACT\_ pins become high, and indicate that both the IP sequence and the OP sequence do not start. When the IP sequence starts due to a WR pulse, the OPBUSY\_/IPACT\_ pin becomes low, and indicates that the IP sequence is running. The OPBUSY\_/IPACT\_ pin becomes high when the sequence ends.

On the other hand, when the OP sequence starts due to a RD\_ pulse, the IPBUSY\_/OPACT\_ pin becomes low. The IPBUSY\_/OPACT\_ pin becomes high, when the sequence ends. When both the IP sequence and the OP sequence are running, both the OPBUSY\_/IPACT and the IPBUSY\_/OPACT\_ pins become low. However, both pins are high in

the initial state after a device reset operation, because neither sequence is being executed. Thus, the attributes and indications of the OPBUSY\_/IPACT and the IPBUSY\_/OPACT\_ pins change depending on the arbitration method. Therefore, use careful with regard to the differences shown in Table 4.3.1 and Table 4.4.1.



\* Device reset RST\_pulse or SRST command  
 \*\* Sequence pointer reset SQRST\_pulse or SSQRST command

Fig. 4.4.1 State Diagram in external arbitration

Table 4.4.1 IPBUSY\_/OPACT\_, OPBUSY\_/IPACT\_ in external arbitration

	IPBUSY_/OPACT_	OPBUSY_/IPACT_
<b>Both IP sequence and OP sequence are not running (Initial state after device reset)</b>	<b>H</b>	<b>H</b>
<b>IP sequence running</b>	<b>H</b>	<b>L</b>
<b>OP sequence running</b>	<b>L</b>	<b>H</b>
<b>Both IP sequence and OP sequence are running</b>	<b>L</b>	<b>L</b>

## 5. CAM Table

The KE5B256B1 has a 256-kbit CAM and stores the data table the searched in the CAM. This chapter discusses the data table (CAM table) construction and relation between searches and the CAM table.

### 5.1 Entry and Segment

The CAM table is made up logically of many entries. In searching, part or all data of the entries are compared simultaneously with all entries in the CAM.

As a device feature, the width (data bit of the entry) and number of the entries can be set flexibly. The entry is made up of 32-bit segments. Accessing the CAM table and searching operation are executed by segment unit.

Physically, one segment corresponds to one CAM\_word. The device has 8k (8,192)-CAM\_words and can store 256k-bit (32 x 8k) of entry data. Each CAM word is assigned an absolute address (CAM address) of 0H~1FFFH (0~8192), and not only has segment data space for storing the entry data, but also has circuit elements for realizing some functions.

Fig. 5.1-1 shows all the elements comprising a segment. A detailed discussion is presented below.

### Segment Data

The segment data stores the entry data. The width of one segment datum is 32 bits. The segment data can be used for CAM or RAM. The segment data operates as CAM in the search operation. In table read/write, table maintenance, and outputting of search results, the segment data operates as RAM. A definition of the distinction of CAM/RAM is not required.

The methods of addressing when reading/writing segment data are (1) used the CAM address (absolute address indication) and (2) indication of the address by the segment number in the entry, using the entry address shown in the HHA or HEA register (discussed below) as an index.

### Boundary Bit

The Boundary Bit is used for segment numbers (discussed below) and Table Configuration, and can be read or written only in the TC sub-mode.

### Segment Number

The 3-bit width segment number indicates the number of the segment in the entry. The segment data can be read or written only in the TC sub-mode.




Fig. 5.1.1 Word structure of CAM

In the search operation, the position to be searched is selected by indicating the segment number. When user accesses the segment data as RAM, they should select one segment of the entry by indicating the segment number. The segment number is determined by the HHA register or the HEA register with an index which is a segment number of the entry.

The entry width and entry number of the CAM table are determined by setting the Boundary Bit and the segment number. See for a Section 5.2, Table Configuration detailed discussion of the setting sequences.

### **Empty Bit**

The Empty Bit is a flag that indicates whether valid data is written in the segment or not (empty).

The flag logic is shown below.

- 0: valid (Valid data is written.)
- 1: empty (Segment is a space.)

When the Empty Bit is "1," the segment is not a search target. The Empty Bits of all the CAM words are set to "1" after a device reset operation. The bit is reset to "0" when the corresponding segment is written. The conditions under which an Empty Bit is set or reset are presented below.

#### Set conditions (empty)

- Device reset
- Table configuration
- Purge command

#### Reset conditions (valid)

- Writing segment data
- Restore command
- Stamp command
- Append command

The Empty Bit can be read into the MEMAR\_AT, MEMHHA\_AT, and the MEMHEA\_AT register.

### **Hit Flag**

The Hit Flag indicates whether applied search key data is identical with the segment data being searched. The flag logic is shown below.

- 0: Mis-hit (not identical)
- 1: Hit (identical)

The Hit Flag is an internal data, and cannot be read or written directly by register access, etc.

### **Access Bit**

The Access Bit is a flag that indicates whether there are any previous hits in the search operation. The flag logic is shown below.

- 0: No hits. (No hit history)
- 1: One or more previous hits. (No less than one hit)

The initial state of the Access Bit is "0." Users can specify whether the hit history is held in the Access Bit during the search operation. The Access Bit is set to "1" when there is one or more hits after a search which is set to hold the hit history. The Access Bit holds "1" until an Access Bit reset operation (purge command or reset, etc.) is executed.

When a purge command is executed with the Access Bit, entries which have not had hits can be purged collectively. A detailed discussion of the purge command function appears in Section 8.7.

The Access Bit is basically set after the search operation and reset by command. However, the same operation can be also executed by accessing the MEMAR\_AT, MEMHHA\_AT, and MEMHEA\_AT register. The Access Bit can be read through these registers.



## 5.2 Table Configuration

### Table Configuration and CAM table

The CAM table construction of the device can be defined flexibly by Table Configuration. There are eight variations of the CAM Table Configuration, as shown below.

- 32 bits x 8,192 entries (1 segment construction)
- 64 bits x 4,096 entries (2 segment construction)
- 96 bits x 2,728 entries (3 segment construction)
- 128 bits x 2,048 entries (4 segment construction)
- 160 bits x 1,636 entries (5 segment construction)
- 192 bits x 1,364 entries (6 segment construction)
- 224 bits x 1,168 entries (7 segment construction)
- 256 bits x 1,024 entries (8 segment construction)

The above constructions are defined by setting the Boundary Bit and the segment number (TC data). The 8,192-CAM word (0H~1FFFH) is actually divided into four banks. The same configuration is necessary for all banks.

In the case of one entry n segment construction, define the segment number cyclically (e.g. 0, 1, 2, ..., n-1, 0, 1, ...) from the head CAM word of each bank, and set the Boundary Bit of the segment number 0 word to "1" and the other words to "0." This operation concatenates the continuous n segments (segment number 0 ~ segment number n) as one entry. The concept of an entry in Table Configuration is shown in Fig. 5.2.1. Each entry can contain contents extending across multiple segments.

In this case, the entry number m of one bank becomes the maximum integer which satisfies the following formula.

$$n \times m < 2,048 \quad (1 < n < 8)$$

The total entry number of the four banks is 4m.

When one entry is constructed of 3, 5, 6 or 7 segments, there are remaining segments in every bank. The segment number of the remaining segments must be set to 7H ("111"), and the Boundary Bit must be set to "0." It is necessary that the number of the remaining segments is in no case identical with the quotient obtained by division of

the word number (8,192) by n because every four bank has the remaining segments.

The device does not operate as a CAM table without the Table Configuration. Therefore, after Power On and the device reset operation, Table Configuration is necessary before using the device.

### Table Configuration Procedure

The Table Configuration procedure is described below. First, write "n-1" value at the WW<2:0> bits of the CNTL register. The value "n-1" is important when using the automatic increment function of the MEMHHA register and MEMHEA register, which are explained in Chapter 8. At this time, the other bits of the CNTL register must also be set to appropriate values for every setting of the device. A bit map of the CNTL register is shown in Chapter 13.

Move the TC sub-mode to write the TC data with the STR\_TC command. Write the CAM address in the AR register and the TC data in the CAM table in the MEMAR register. The bit maps of these registers are shown in Chapter 13. The TC data must be set at all words of the four banks. When an entry comprises 3, 5, 6 or 7-segments, the remaining segments in each bank must be set (segment number "111," Boundary Bit "0").

In the cascaded systems, the same configuration is necessary for all devices. In this case, the broadcast writing method, which can write all devices simultaneously, is useful.

The written TC data can be confirmed by reading the MEMAR register in the TC sub-mode. Escape to the TC sub-mode using the END\_TC command after setting the TC data at all 8,192 words. At the end of Table Configuration, a frame of the table is complete, and all entries become empty. The GEN\_FL command must be executed immediately after Table Configuration so that the device will recognize the empty condition of all the entries. See Chapter 8 and Chapter 12 for a detailed discussion of the GEN\_FL






Fig. 5.2.1 Concept of Table Configuration

command.

The construction of the TC data and the table in the 3-segment configuration is shown in Fig. 5.2.2. The Table Configuration procedure is shown in Fig. 5.2.3.

### **Start Segment and Entry Address**

Every entry in the CAM table is constructed with a single or plural segments. The start segment which has segment number "0" represents the entry, and unlike the other segments, has the following some important roles.

#### (1) Entry Address

The address of the start segment is called the entry address, and is used to indicate the location of the entry. The HHA register stores the highest priority (CAM address is small) hit address. The HEA register stores the highest priority empty entry address. It is necessary that the interval of the entry address is not "n" in 3, 5, 6, or 7-segment construction because all banks have remaining segments in the gap between the banks.

#### (2) Empty Entry

The Empty Bit of the start segment indicates whether all entries are empty. When the Empty Bit of the start segment is "1," the whole entry is treated as empty and is not the object of a search. When the bit is "0", the whole entry is valid. The Empty Bit of the start segment is cleared by writing the start segment, but the bit is not changed by writing the other segments. The PRG\_AR command and RE-STORE command must also be executed to the start segment. When the stamp command is executed to the start segment, the entry becomes valid.

#### (3) Entry Hit

The Access Bit and the Hit Flag of the start segment represent all entry hit information. When the object for a search

is not the start segment, the search result is also indicated at the Hit Flag and the access flag of the start segment. The HHA register stores the entry address (CAM address of the start segment). The user should access the start segment when reading/writing an access bit using the MEMAR\_AT register.

#### (4) Index

The index is the entry address which is stored in the HHA register and HEA register. The entry being accessed can be selected by the index and the segment number of the entry. Modification, appending, and purge operations for the segment data can then be performed with ease.

### **Priority**

As mentioned above, the address of an empty or hit entry is shown in the HHA register or the HEA register in the order of entry priority. Therefore, entry priority is important for the device.

The degree of priority is determined by the relation between the entry and the physical device location. In the same device, an entry with a small address has high priority. In the same device, an entry which has a "0" entry address has the highest priority. In a cascaded system, the higher level devices of the system have higher priority. All entries of the higher level devices have higher priority than any of the entries of the lower level devices. See also the detailed discussion in Chapter 9.


## **5.3 Read/Write Segment Data**

Reading and writing the entry data are executed as reading and writing of segment data. The method of reading and writing segment data method is discussed below.

CAM address	Boundary Bit	Segment number	
0	1	000	Bank 0
1	0	001	
2	0	010	
3	1	000	
4	0	001	
5	0	010	
6	1	000	
·	·	·	
·	·	·	
2,043	1	000	
2,044	0	001	
2,045	0	010	
2,046	0	111	← Remaining segment
2,047	0	111	
2,048	1	000	Bank 1
2,049	0	001	
2,050	0	010	
2,051	1	000	
·	·	·	
·	·	·	
4,091	1	000	
4,092	0	001	
4,093	0	010	
4,094	0	111	← Remaining segment
4,095	0	111	
4,096	1	000	Bank 2
4,097	0	001	
4,098	0	010	
4,099	1	000	
·	·	·	
·	·	·	
6,139	1	000	
6,140	0	001	
6,141	0	010	
6,142	0	111	← Remaining segment
6,143	0	111	
6,144	1	000	Bank 3
6,145	0	001	
6,146	0	010	
6,147	1	000	
·	·	·	
·	·	·	
8,187	1	000	
8,188	0	001	
8,189	0	010	
8,190	0	111	← Remaining segment
8,191	0	111	

(a) TC data

Fig.5.2.2 Example of Table Configuration for one entry with three segments



(b) Table status after configuration

Fig. 5.2.2 Example Table Configuration  
- for one entry with 3 segments (cont'd) -




Fig. 5.2.3 Example of Table Configuration for one entry with 3 segments

### **CAM Address Indication**

A physical address (0H~1FFFH) is assigned to every segment (CAM word). There are 3 address indication methods, as described below.

#### (1) Absolute Addressing by the AR Register

The segment can be selected by designating the CAM address (0H~1FFFH) using the AR address. The selected segment data is accessed through the MEMAR register. After setting the AR register, the segment data to be read can be executed by reading the MEMAR register, and the writing of segment data can be executed by writing the MEMAR register.

#### (2) Indexed Addressing by the HHA Register

The index is the entry address which is stored in the HHA register. The segment can be selected by the index and the segment number of the entry. The selected segment number is indicated by the CPUHS register. The selected segment data is accessed through the MEMHHA register. After setting the CPU register, the reading of segment data can be executed by reading the MEMHHA register, and the writing of the segment data can be executed by writing the MEMHHA register.

As a function of this addressing method, the segment number or the entry address is incremental. Creating table data and table maintenance are easy using this function.

#### (3) Indexed Addressing by HEA Register

The index is the entry address which is stored in the HHA register. The segment can be selected by the index and the segment number of the entry. The selected segment number is indicated by the CPUHS register. The selected segment data is accessed through the MEMHEA register. After setting the CPU register, the reading of segment data can be executed by reading the MEMHEA register, and the

writing of segment data can be executed by writing the MEMHEA register.

As a function of this addressing method, the segment number or the entry address is incremental. Creating table data and table maintenance are easy using this function.

A detailed discussion of setting of the CPUHS register in the case of the above (2) and (3) is presented in Section 8.6 and Chapter 13.

### **Endian Function**

The width of the segment data is 32 bits, but the width of the CPU Port data bus is 16 bits. Therefore, two accesses are necessary to read/write the segment data. The device has an endian function that changes the upper and lower 16 bits of the MEMAR, MEMHHA, and the MEMHEA register automatically when accessing these registers. This function is enabled in default. A 32-bit read/write operation is executed every 2 times these registers are accessed.

The EA bit of the CNTL register indicates which register is accessed first. Accessing is controlled by the endian-toggle-pointer. This toggle operation is executed when the MEMAR, MEMHHA, and MEMHEA registers are read or written. Therefore, when the upper or lower 16-bit word is only read or written, care is necessary regarding whether the next access object is upper or lower. The NAP bit (next access point flag) of the DEVSTAT register indicates whether the next access object is upper or lower.

Basically, it is necessary to read or write both the upper and lower 16 bit word. However, if user wishes to access either the upper or lower word according to the contents of the segment data, it is necessary to access one side. In this case, the endian function is disabled by setting the EAOFF bit of the CNTL register to "1." When the endian function is disabled, the H/L toggle operation is not executed and one side is always accessed. The EA bit of the CNTL register determines whether the object being accessed is upper or lower. When user wishes to change the fixed side, it is nec-

essary to set the EAOFF bit of the CNTL register to "0" (endian function is ON) , to set the EAOFF bit to "1" ( endian function is OFF), and to select the H/L side using the EA bit.

Access by the endian function is also shown in Fig. 5.3.1.

When the following operations are executed, the toggle pointer is initialized according to the EA flag of the CNTL register.

- Device reset
- Writing the AR register
- Writing the CPUHSL register
- Search operation (through the Input Port or CPU Port)
- GEN\_HIT command
- GEN\_FL command
- Renewal of the HHA register
- Renewal of the HEA register

#### AT Series Registers

The confirmation of an entry Empty Bit can be executed by reading the AT series registers (MEMAR\_AT, MEMHHA\_AT, and MEMHEA\_AT registers). Reading the Empty Bit is a read-only function, and is not able to write. A specified segment can be modified with the PRG\_AR command or the RESTORE command.

Designation of the address of the segment is the same as with the MEMAR, MEMHHA, and the MEMHEA registers. All segments can be accessed using the AT series registers.

In the TC sub-mode, the Empty Bit with the TC data can be read with the MEMAR register.

When the Empty Bit or reading/writing the Access Bit, read the start segment (segment number 0).

## 5.4 Search and CAM Table

A search operation is executed by one segment of the CAM table. In one search operation, a 32-bit comparison can be executed by indicating the segment number to be searched. All segments which have the indicated segment number in the effective entries become the objects for search and are compared with the key data.


This search operation can be completed in 80ns.

In searches for multiple segments, user can use an AND search operation. In the AND search, the result, which is the AND operation between previous search results and specified step of the search results, appears as the search result. For example, when user specifies the AND search operation in the second search step, the entry which is hit in both first and second step is dealt with as the hit entry, and the Hit Flag of that start segment is set to "1."

A detailed discussion of the search operation is presented below. The reader should refer to Fig.5.4.1 for easier understanding.

This example is of one-entry 3-segment construction. A total of two search operations are executed. In the first search operation, segment number 0 is indicated, and in the second search operation, segment number 2 is indicated as the search object. The AND search operation is defined in second search operation.

The key data 1 (32 bits) is input into the device through the Input Port or CPU Port, and is used for the search operation. The upper bits of the segment are masked so that only part of "A1" is used for the search operation, and the device is defined to execute the search operation with segment No. 0. In the first search operation, the entries which have segment data "A1" at the segment number 0 segment (entry No. 1, 2, 3) are hit, and Hit Flags of the start segments of every entry are set to "1." The HHA register holds the hit entry address of the



EAOFF bit = 0:(toggle ON\*1)

EA bit	Access object
0	H → L → H → L . . . . . *2
1	L → H → L → H . . . . .

\*1 The toggle operation is executed by reading or writing the MEMAR, MEMHHA, and MEMHEA register.

\*2 The endian toggle function is ON in the initial state after device reset, The user accesses the device start from the H side.

EAOFF bit = 1:(toggle OFF)

EA bit	Access object
0	H → H → . . . . .
1	L → L → . . . . .

Fig. 5.3.1 Endian function



highest priority (Highest Hit Address) after the search operation is executed. In this example, the HHA register holds the entry address ("3") of entry No. 1. The priority becomes higher in the upper device in cascaded devices, and becomes higher as the absolute address in the device becomes smaller.

In the second search operation, key data 2 (32 bits) is introduced into the device as the search key data. segment No. 2 is defined as the search object, and the AND search is defined. Therefore, the second search key is "B1," and some of the entries (entry No. 0, 2, 3) which have "B1" at segment number 2 are hit. In this example, entry No. 2 and entry No. 3 are hit entries.

User can execute the search operation for the plural segments with key data which has many bits. As shown in this example, when the length of the key data is not a multiple of 32 bits, the search operation can be executed with data of any length using the mask capability. As the segment number for search is defined for every search operation independently, the segment used for the AND search operation need not be close.

If an AND search operation is not indicated, a search result which is independent of the previous search result appears. The entries (entry number 0, 2, 3) which have the segment data "B1" at the segment No. 2 are hit when the AND search is not defined in the second search step. In the case of a search operation through the Input Port (IP search), the segment number for the search is set at the IG<2:0> bits of the CS register, and in the case of a search through the CPU Port (CPU search), it is set at the CG<2:0> bits of the CPUSRS register. In the IP search operation, 8 search steps can be executed in one search sequence. Users can define the segment number in every search step independently. Bit maps of all registers are presented in Chapter 13.

The HHA register has the address which is the highest priority address (Highest Hit Address) of the hit entries. In Fig. 5.4.1, the entry address "3H" is stored in the HHA reg-

ister of the entry No.1 as the first search result.

After the second search operation, the entry address "6H" of entry No. 2 is stored in the HHA register. After a search operation, user can learn the address of the hit entry by reading the HHA register. The segment of the hit entry can be accessed with an index which is the HHA register. A detail discussion is presented Chapter 8.

The HHA register has an address which is the highest priority address (Highest Empty Address) of the empty entries. In Fig. 5.4.1, as entry No. 679 is the highest priority empty entry, the entry address "7F5H" of entry No. 679 is stored in the HEA register. CAM table maintenance, for example appending an entry, can be executed with an index which is the HEA register. See Chapter 8 for a detail discussion.

As mentioned above, the device supports a mask capability for the key data, designating the segment for search in every search operation, and an AND search operation. Therefore, the device can handle various search operations flexibly. The example here is for a 3-segment construction, but other cases are the same.




Fig. 5.4.1 Search and CAM table

## 6. Input Port

The Input Port is used for inputting the key data. The search sequencer starts with writing data into the Input Port (WR pulse input), and the maximum 8-step search operation is executed synchronously with the WR pulse automatically. This search sequence (IP sequence) can be programmable for the key data formatting, the start search timing, and the segment location for search. It also indicates the mask independently with every step. When the AND search described in Chapter 5 is defined, the search operation for data over 32 bits can be executed. This IP sequence definition is called the IP sequence configuration.

A detailed discussion of the IP sequence configuration and the IP sequence is presented in this chapter.

### 6.1 Input Port Configuration

The port width is 32 bits, but it can be configured to 16 or 8 bits. When 16 or 8 bits are configured, 16 or 8 bits on the LSB side of ID<31:0> are used. In the case of 16 bits, ID<15:0> is effective. In the case of 8 bits, ID<7:0> is effective. A polarity of the WR pulse is programmable. When the polarity is positive, the data on the ID<31:0> is acquired to the internal buffer with the positive edge of the WR pulse. On the other hand, in the case of negative polarity, the data is acquired with a negative edge, and the search operation starts synchronously with the WR pulse. The width of the Input Port is defined by the IW<1:0> bits in the CNTL register. The polarity of the WR pulse is defined by the WP bit in the CNTL register.

## 6.2 IP Sequence Configuration

### Two-channel Structure

The search sequencer of the Input Port is a 2-channel structure which has an A channel (Ach) and a B channel (Bch), and two independent IP channels can be defined. These 2 channels can be used with changing channels. Furthermore, when the multi-channel configuration which can define a maximum of 16 independent sequences is used, various search sequences can be executed, as shown below. Since user can define plural sequences beforehand, there is no overhead operation which renews the configuration in changing configurations.

The following registers define the IP sequence. These registers are prepared for 2 channels. A maximum of 8 steps can be defined on every channel independently.

- CUT register (CUT0L/CUT0H, CUT1L/CUT1H)
- SS register (SS0L/SS0H, SS1L/SS1H)
- CS register (CS0~CS7)
- MASK register (MASK0L/MASK0H ~ MASK7L/MASK7H)

For the above registers, both the Ach register and the Bch register are mapped at the same address. User can access the channel (inactive channel), which is not selected as the IP sequencer, by reading/writing these pointed registers. That is to say, when the Ach is being used, the register of the Bch can be accessed, and when the Bch is being used, the register of the Ach can be accessed. Therefore, while one side of the channel is used, the other side of the channel can be defined. See Section 6.3 for a detailed discussion.

## Content of the Configuration

A detailed discussion of the IP configuration is presented in this section.

### • Cut Through

The data on the ID bus is acquired into the device synchronously with the WR pulse according to the definition. The data which is acquired with one WR pulse, and whose width is defined as the Input Port width, is called one data block. The device has a function which acquires necessary data blocks as the IP sequence key data in a maximum of 64 data blocks. This function is called the Cut Through function. User can define it in the 64-bit CUT register (divided by the CUT0L, CUT0H, CUT1L, and CUT1H registers every 16 bits) according to which data block is acquired.

There is an explanation of the Cut Through function in Fig. 6.2.1 (a). This example shows that the Input Port width is 8 bits. The 8-bit data block, which is input with the first WR clock after the sequence reset operation, is treated as block 0 and the CT<0> bit of the CUT register determines whether the data is acquired. Similarly, every bit of the CUT register corresponds to every data block. Only the data blocks which correspond to the bit "1" are acquired. In this example, blocks 0, 2, 3, and 5 are acquired. Fig. 6.2.2 shows the 16-bit width of the Input Port case and Fig. 6.2.3 shows the 32-bit width case. They are the same as Fig. 6.2.1 (a) except that the acquired data is 16 bits or 32 bits.

### • Data Accumulation

The data blocks acquired by the Cut Through function are stored into the 32-bit Accumulation Buffer in sequential order from the least significant bit. When the WR pulse is applied after the 32-bit Accumulation Buffer has no space in which new data blocks can be stored (Buffer full), the content of the Accumulation Buffer moves into the Sub-

accumulation Buffer and the newly acquired data block is stored on the LSB side.

Next, when the Accumulation Buffer is full, the acquired data block is stored in the higher side of the previous acquired data block. However, if the buffer is full, the data is stored on the LSB side of the Accumulation Buffer after the content of the Accumulation Buffer moves into the Sub-accumulation Buffer. After this, the operation is repeated for every data block inputting. When the content of the Accumulation Buffer moves into the Sub-accumulation Buffer, the previous acquired data block is purged. The general process is called Data Accumulation, and is executed in the device automatically with the data acquisition by the Cut Through function.

Fig. 6.2.1 (a) shows that the first acquired 4 data blocks (block 0, 2, 3, 5) are input into the Accumulation Buffer by 8-bit unit. When the 5th (block 7) data block is acquired, the content of the Accumulation Buffer moves into the Sub-accumulation Buffer, because the Accumulation Buffer has no space. Data blocks after this block are acquired into the Accumulation Buffer in the same manner as the first four blocks. Therefore, when the 6th block (block 9) is acquired, the status of the buffers becomes that as shown in Fig. 6.2.1 (c).

In the case of 16 bit data blocks (Fig.6.2.2), and 32 bit data blocks (Fig.6.2.3), the move into the Sub-accumulation Buffer occurs after every second data block acquisition (16 bit), and after each data block acquisition (32 bit).

The Accumulation Buffer and Sub-accumulation Buffer have the newest 64-bit data. User makes the key data for the search operation with 32-bit selected data in the 64-bit data.






Fig. 6.2.1 Input data formatting example (Input Port width = 8bits)





Fig. 6.2.2 Input data formatting example (Input Port width = 16bits)



Note: 64-bit data are stored in data blocks 2 and 3. However, definition of the search operation with the SS register occurs only one time. In this figure, the search key data stand on 2 data blocks. It is necessary to define the search window appropriately.

Fig. 6.2.3 Input data formatting example (Input Port width = 32bits)

### • Search Start

The SS register points the timing the start search operation (Search Start). The SS register like the CUT register, is a 64-bit width register (divided to the SS0L, SS0H, SS1L, and SS1H registers every 16 bits). The search operation starts when the data blocks which correspond to the bit location (defined as "1") of the SS register are input. In Fig. 6.2.1 (a) bit 2 and bit 9 are set to "1." When either block 2 or block 9 is input, the search operation starts.

As mentioned above, it is possible to execute up to the maximum 8-step search operation per one IP sequence. Therefore, the number of bits which can be defined as "1" in the SS register can go as high as 8. As the SS register is a 64-bit register, user can define up to 8 as the Search Start timing in the 64 data blocks input timing.

When the search operation starts according to the definition of the SS register, the search operation is executed according to the definition of the following CS register and MASK register.

There is explanation about Cut Through, Data Accumulation, and Search Start again with referring to Fig. 6.2.1 below. At first the block 0 is acquired with the first WR pulse. However, as the SS<0> bit of the SS register is not set to "1", the search operation is not executed in this time. When the block 2 is acquired with the 3rd WR pulse, and the SS<2> bit is set to "1," the first search operation is executed. (See Fig. 6.2.1 (b))

When blocks 3 and 5 are acquired with the 4th and 6th WR pulses, the Accumulation Buffer has no space. And when block 7 is acquired with the 8th WR pulse, the content of the Accumulation Buffer moves into the Sub-accumulation Buffer. Block 7 is stored in the Accumulation Buffer at the same time. However, since as the bits of the SS register which correspond to these data blocks are not set to "1," the search operation is not executed.

When block 9 is acquired with the 10th WR pulse, and the SS<9> bit of the SS register is set to "1," the second search operation is executed. (See Fig. 6.2.1 (c))

See Fig. 6.2.2 and Fig. 6.2.3 in the case of the 16-bit width Input Port and 32-bit definition.

As mentioned above, when the search operation starts according to the definition of the SS register, the search operation is executed according to the definition of the following CS and MASK registers. There are eight CS registers (CS0 ~ CS7) and eight MASK registers (MASK0 ~ MASK7). Every register corresponds to sequences numbered 0 ~ 7. The IP sequence pointer determines which search operation of the sequence number is executed. The pointer is increased with every search operation according to the bit of the SS register which is set to "1."

The structures of the CS and MASK registers in can be seen Fig. 6.2.4. A detailed discussion of these functions with reference to Fig. 6.2.4 is presented below.

### • Search Window Set

The Search Window Set is the function in which the 32-bit data for search is taken out from 64-bit data stored in the Accumulation and Sub-accumulation Buffers.

A 32-bit window is set to 64-bit data, and continuous 32-bit data is taken out as the key data. The location of the window can be define four kinds by byte unit.

A detailed discussion of the Search Window Set with reference to Fig. 6.2.1 (a) is presented. In the case of a 0-byte shift, 4-byte data is used as the search key data. In the case of a 1-byte shift, the lower 3-byte of the Accumulation Buffer and the upper 1-byte of the Sub-accumulation Buffer are selected. Similarly, in the case of a 2-byte shift, the lower 2-bytes of the Accumulation Buffer and the upper 2-bytes of the Sub-accumulation Buffer are selected. And




Fig. 6.2.4 CS register and MASK register

in the case of a 3-byte shift, the lower 1-byte of the Accumulation Buffer and the upper 3-byte of the Sub-accumulation Buffer are selected. This function is useful to take out the data by adjusting a data gap, when the search key data stands among the input data blocks.

The Search Window Set is executed by setting the byte shifting byte number at the SW<1:0> bits of the CS register which corresponds to every search step.

In Fig.6.2.1 (b) and (c)), the SW<1:0> bits are set to "00" in order that the first search is set to the 0-byte shift mode. The SW<1:0> is set to "10" in order that the second search is set to the 2-byte shift mode.

The making the key data, which is constructed with the Cut

Through, Data Accumulation, Search Start, and Search Window Set, is called data formatting. As the data made by the data formatting is stored in the CMP register of that data's sequence number, user can confirm the key data of every sequence by reading the CMP register. There are 8 CMP registers (CMP0 ~ CMP7) which correspond to the sequence numbers of every search operation.

#### • Definition of the Search Segment

The segment number of the search object can be defined with every search step in the IP sequence freely. Any numbers of the segment can be searched in any order by this function. The segment data of the defined segment number and the key data are compared among all effective entries in



the data table by the definition of the search segment. The segment number can be defined from "0" to "number of segment per entry - 1."

The definition of the search segment is executed by setting the segment number into the IG<2:0> bits of the CS register, which corresponds to every sequence number.

#### • Mask Data

The mask operation is executed to the 32-bit search data, which is made by the data formatting, each bit according to the content of mask data definition. The bits whose corresponding mask data is "1" are not compared.

The mask data is defined to the MK<31:0> bits of the MASK register, which correspond to every sequence number.

In Fig. 6.2.1, as the upper 16-bit of the Accumulation Buffer does not have the input data in the first search operation of (b), the upper 16-bit location is necessary to be masked to protect the wrong search operation by unsettled data. In this case, the upper 16-bit of the mask data is all "1" and the lower is all "0." In second operation of (c), all the mask data is defined to "0" and the all 32-bit data is the object for comparison.

#### • Search Head and AND Search

When the search key data is over 32 bits and the search object stand among plural segments, user executes the AND search operation. In the AND search operation a Hit Flag is set, if all result of search operations are hit. The AND search operation in the IP sequence is defined with the head flag (ISH bit) of the CS register.

The search step whose Search Head flag is defined as "1" is executed independently with the previous search result. On the other hand, in the search step whose search head flag is defined as "0," the AND search operation with the previous search result is executed. The hit result of the step in which

the AND search is defined is the AND search result with the previous search results.

User must set the Search Head flag to "1" in the first search step. The AND search operation is defined as the series of search operations from the sequence number of the step whose Search Head flag is defined to "1," until the sequence before the next "1" appears. Some Search Head flags can be defined in the IP sequence. On the other hand, as the previous search result is purged by the search operation whose Search Head flag is "1," in the case of confirming the search result, user needs to take out the result before the next search operation.

#### • Access Bit Set

The Access Bit means the past career of the hit results as described in Chapter 5. The Access Bit set determines whether the search result reflects the Access Bits of every entry.

When the Access Bit set flag (IAC bit), which corresponds to the sequence number, is set to "1," each hit entry's Access Bits are set to "1." On the other hand, when the IAC bit is set to "0," the Access Bit holds the previous state. The Access Bit which is set once is not cleared until the Purge or RST\_AC command is executed.

Using the career stored in the Access Bit, user can simultaneously erase entries which have (or do not have ) careers of hit with a command for table maintenance (PRG\_NAC or PRG\_AC).

Furthermore, when the AND search is indicated, user needs to be careful about indicating the Access Bit. For example, if user indicates the AND search to execute a 64-bit comparison with 2 search operation and indicate the Access Bit set (IAC = "1"), all Access Bits of entry which are hit entries at first search operation are set to "1." Therefore, if the remaining 32 bits are not hit, the Access Bit holds the previous status ("1"). As the result of this AND search operation

outputs after the 2 search operation, the user must set the Access Bit set (IAC = "1") at only the second step.

As mentioned above, when the AND search operation is defined by indicating the Access Bit, user needs to set the Access Bit set (IAC = "1") at the last step.

#### • End-of-sequence

End of sequence is indicated with the End-Of-Sequence flag (EOS bit) of the CS register. When the search step whose EOS bit is set to "1" completes, the IP sequence completes. The WR pulses after the IP sequence are ignored. When the sequence pointer cannot detect the end-of-sequence (EOS = "1"), the IP sequence cannot complete and there is the possibility of mis-operation. Therefore, user must set the EOS bit of the CS register to "1" corresponding to the fitted step.

As mentioned above, after setting the Cut Through to the CUT register, setting executing timing (the Search Start) to the SS register, and setting the content of every step to the CS, and MASK registers, the IP configuration is completed.

#### Multi-channel Function

As previously stated, as the CUT, SS, CS, and MASK registers are prepared for both Ach and Bch, user can define 2 kinds of the IP sequence. The CS and MASK registers have 16-step register in total (because of 8 steps x 2 channels). User can increase independent sequences up to 16 steps (fully independent in every step) maximum to use the device effectively by dividing the sequence in the channels. This function is called a multi-channel function.

The multi-channel function is realized by setting the sequence number freely. The search step which is indicated by the sequence pointer is executed when the data block whose Search Start is indicated at the SS register is acquired. An initial value of the sequence pointer is called a

sequence start number.

The sequence start number is indicated by pins or a setting value of the register at the timing of the sequence pointer reset. The search operation is executed in order from the indicated step at every Search Start timing. And the sequence pointer stops at the step at which the end-of-sequence is indicated. The IP sequence is then complete.

The configuration shown in Fig. 6.2.5 is necessary to realize the multi-channel function. The end-of-sequence (EOS= "1") is indicated at plural steps, and sequences are divided into independent sequences every end-of-sequence.

For example, in this example if user selects sequence No. 2 of Ach as the sequence number, 3-step of the sequence number of Ach (No.2 ~ No.4) are executed as one search operation. If user selects sequence No. 5 of Bch as the sequence number, sequence No.5 of Bch is executed as one search operation. User can define the independent sequences up to the number of the EOS (Max. 16) and uses them with changing.

However, as the definition of the Cut Through and Search Start is common at every channel, the data block is acquired and the search operation is executed according to the definition of the Ach CUT and SS registers though any step of the Ach can be selected as the sequence number. The Bch is the same.

For example, in the case of the example shown in Fig.6.2.5, the sequence of Ach is divided into three sequence blocks. If the two Search Starts are defined in the first sequence block which has two sequences, the device cannot execute the 3rd step (the sequence No.4) of the 2nd sequence block. As the device cannot recognize the EOS of sequence No.4 forever, the IP sequence cannot be completed. In the case of multi-channel configuration as shown in Fig. 6.2.5, user needs to define "1" at the SS register which cor-

responds to the maximum number of sequence step (Ach => 3, Bch => 4 in Fig. 6.2.5).

Furthermore, a detailed description of the selection method of the channel and the start sequence number is presented in Section 6.3.

**Notice of the Configuration**

Be careful the following item in the configuration:

- The registers for the configuration which is not selected for sequence (active channel) cannot be accessed. But the opposite side can be accessed through the CPU Port. User needs to be careful which channel is executing the configuration.
- The bits of the CUT register must be set to "1" when the

corresponding bits of the SS register is "1." (Do not execute the search operation without the data block acquisition.)

- Set the maximum number of steps, which is defined at the same channel of the CS register, at the SS register.
- In the case of the AND search operation, be careful where the Access Bit is.
- Set the segment number for the search operation to the value which is indicated by the Table Configuration. If user uses the value which is different from the value as TC data, the operation is not guaranteed. In the case of 3, 5, 6, 7 segment structure, segment No.7 ("111") of the remaining segment cannot be used for the segment for the search operation.




Fig. 6.2.5 IP multi-channel configuration

- Define the end-of-sequence with the appropriate step.
- As the channel and start sequence number can be defined freely if user indicates error channel/start sequence, it is possible to operate unexpectedly. As the registers for the IP sequence configuration have fixed initial values, we recommend user to configure unused registers strongly.

### 6.3 Selection of Channel and Start Sequence Number

#### Channel Selection

There are two methods to select the active channel of the Input Port:

- Hardware channel selection by the IPCH pin
- Software channel selection by the CNTL register

When user indicates the hardware channel selection, the active channel is selected by the IPCH pin. The status of the IPCH pin is latched into the device at the timing of the sequence pointer reset operation (low pulse for the SQRST\_ pin or the falling edge of low pulse for the CE\_ pin at the SSQRST command). When the latched signal is low level, A channel is selected. On the other hand, when the latched signal is high level, B channel is selected. If the signal on the IPCH pin changes after the sequence pointer reset operation, but the channel changing does not occur.

When user indicates the software channel selection, the active channel is selected by the definition of the IA<2:0> bits of the CNTL register. The sequence pointer reset operation after the register definition completes the channel selection. The sequence pointer reset operation is necessary after the register definition.

The IAS bit determines which above two methods is used. When this bit is "0," the software selection is selected. When this bit is "1," the hardware selection is selected.

Furthermore, the software selection is selected and the active channel is Ach in its initial state after the device reset operation.

In both cases the current selected channel can be confirmed by reading the IA<2:0> bits of the CNTL, HSTAT, ESTAT register. Furthermore, the channel which is not selected can be accessed through the CPU Port. The definition of these registers can also be executed but not in the CPU mode.

#### Selection of Start Sequence Number

There are also two methods to select the IP start sequence number:

- Hardware selection by the ISNM<2:0>
- Software selection by the CNTL register

When user selects the hardware selection, the start sequence number is selected by the IPN<2:0> bits of the CNTL register. This 3-bit defined sequence number is recognized in the sequence pointer reset operation as the sequence number.

In both cases the current selected sequence number can be confirmed by reading the IPN<2:0> bits of the CNTL register.

When user changes the method of changing the channel and the start sequence number by writing the CNTL register, the channel and the start sequence number must be recognized to the device by the sequence pointer reset operation and the new selection method.

## 6.4 IP Sequence Operation

### Sequence Operation

In the IP sequence the search step of every sequence number is executed according to the IP sequence configuration described in Section 6.2. The internal IP sequence pointer controls which search step of the sequence number is executed.

The IP sequence pointer is constructed with an increment counter. This counter is initialized to the above-mentioned start sequence number by the sequence pointer reset operation (low pulse for the SQRST\_ pin or issuing the SSQRST command) , and increases after one step of the search operation.

The Cut Through and Search Start are also initialized by the sequence pointer reset operation. A right of control returns to the LSB bit of the CUT register (CT<0>) and SS register (SS<0>) (The right of control returns to the CT<0> and SS<0> bit not according to the start sequence number.)

The IP sequence starts with the first WR pulse after the sequence pointer reset operation. The data block is acquired according to the definition of the CUT register, and the search step is executed one by one according to the definition of the SS register.

One search step is executed at the timing of the WR pulse which corresponds to the defined "1" bit in the SS register. The search step, which has an identical sequence number with the sequence pointer, is executed according to the definition of the CS register and MASK register. The value of the sequence pointer is increased by completion of the search step. Therefore, the sequence number which is executed next is one step forward of the previous step. The search step is executed in order by repeat repeating the same process. After completion of the search operation which is defined in the CS register, the pointer stops and the

IP sequence is complete.

User can confirm which sequence number is complete by the IS<2:0> bits of the DEVSTAT register. The WR pulses after the IP sequence completion are ignored until the sequence pointer reset operation is executed again.

### Search Results

The search results are reflected in the four pins (HO\_, PO\_, SH0\_, SH1\_) and five registers (CMP, HSTAT, HHA, MEMHHA, SH). A description of the search results which is indicated by the pins or the registers is presented below.

### Output Pins

#### • HO\_ pin

After the search operation, if a hit occurs, this pin outputs low level, and if no hit occurs, this pin outputs high level. Furthermore, this pin is not initialized by the sequence pointer reset operation and holds the previous status by the next search operation.

#### • PO\_ pin

After the search operation, if there is a multi-hit entry, this pin outputs low level, and if there is no multi-hit entry, this pin outputs high level. Furthermore, this pin outputs the DEVID priority signal in the DEVID sub-mode. This pin is not initialized by the sequence pointer reset operation and holds the previous status by the next search operation.

#### • SH1\_, SH0\_ pins

These pins output the results of the specified sequence number. The SHASGEN register determines the sequence number in which the search results are output. User can define the independent sequence number in the SH0\_ or SH1\_ register. Each pin outputs low level if the result of

the defined sequence number is hit, and becomes high impedance if no hit occurs (open drain output). In the case of the AND search, each pin outputs the AND search results to the defined sequence number.

Furthermore, the SH0\_ and SH0\_ pins are initialized to a high impedance state by the sequence pointer reset operation.

Fig. 6.4.1 shows an example of an IP sequence process and a change of the above flag's outputs. In this example, the Input Port is 16-bit width, the WR pulse polarity is negative, and the CUT and SS registers are defined to acquire data blocks 1, 2, 4, 5, 6, 7 and to execute the search operation at the timing of data blocks 2, 5, 7. Sequence No.2 is indicated as the start sequence number, and sequence No.4 is indicated as the end-of-sequence number. Furthermore, the SH0\_ is defined to output the search result of sequence No.2 and the SH1\_ is defined to output the search results of the sequence No.4 in the SHASGEN register.

The IP sequence is occurred by the first WR pulse after the sequence pointer reset operation. The OPBUSY\_/IPACT\_ pin changes to low level. This means that the IP sequence has started. (When the SP/TP\_ pin is low, this means that the mode is the IP mode.) The sequence is executed synchronously with the WR pulse and every search operation is executed with the 3rd, 6th, and 8th WR pulses. The HO\_ and PO\_ pins change according to this operation. On the other hand, the SH0\_ and SH1\_ pins change only in the indicated sequence number.

The SH0\_ pin is initialized to a high impedance state with the sequence pointer reset operation. It outputs the search results after the sequence No.2 search step is executed with the 3rd WR pulse, and holds the results. When the sequence No.4 step is executed with the 8th WR pulse and holds the result after this, the SH\_1 pin changes in the same manner as the above SH0\_ pin. The HO\_ pin changes when the next search operation is executed. However, the SH0\_ and SH\_1 changes, when the specified sequence number is executed, hold the results. Therefore, these pins are useful for monitoring the middle results.

The IP sequence operation completion is indicated when the sequence operation is complete with the 8th WR pulse and the OPBUSY\_/IPACT\_ pin becomes high level.

(In case SP/TP\_ = "0," the device returns to the IOP mode.) AC specification of every flag is presented in Chapter 14.

A description of OPBUSY\_/IPACT\_ changing timing is presented here. In the start of the IP sequence, the OPBUSY\_/IPACT\_ changes with the first edge of the WR pulse.


(WR pulse polarity = negative: negative edge; WR pulse polarity = positive: positive edge) On the other hand, two methods for changing the OPBUSY\_/IPACT\_ pin in the end of the IP sequence are defined below:

- (1) With the first edge of the WR pulse
- (2) With the second edge of the WR pulse

The second edge of the WR pulse is the positive edge when the WR polarity is negative, and is the negative edge when the WR polarity is positive.

In the case of (1) above, user can always monitor the OPBUSY\_/IPACT\_ signal with the first edge of the WR pulse. However, when the OPBUSY\_/IPACT\_ becomes high level, the IP sequence is not fully complete. It shows that the IP sequence will be complete with this cycle. In the case of (2), the OPBUSY\_/IPACT\_ pin becomes high level, and the sequence is fully complete. Select this method if user wishes to control the RD\_ signal with the OPBUSY\_/IPACT\_ pin.

The BUSY bit of the CNTL register determines which method user selects. When this bit is "1," method (1) is selected, and when this bit is "0," method (2) is selected.



\*1 SSQRST command can be also executed.

\*2 In case of designating start sequence No.2(A-ch) by hardware selection.

\*3 WR polarity is negative.

\*4 Input Port width is 16 bits. (ID<31:16> is don't care)

\*5 The results are output every search operation.(AC characteristic of HO\_pin is different from PO\_'s. See Chapter 14for details.)

\*6 SH0\_pin is defined as hit/miss hit of sequence No.2. SH1\_pin is defined as hit/miss hit of sequence No.4

\*7 BUSY bit of the CNTLH register is "1."

\*8 BUSY bit of the CNTLH register is "0."

Fig.6.4.1 IP Sequence Operation timing example



## Register Outputs

### • **CMP Register**

The 32-bit key data, which was used in every search step after the formatting operations, is stored in CMP0 - CMP7, depending on the IP Sequence number.

### • **HSTAT Register**

After the search operation it stores hit in the device, multi-hit in the device, hit in the cascaded system, and multi-hit in the cascaded system, etc.

### • **HHA Register**

After the search operation it stores the hit entry address with the highest priority.

### • **MEMHHA Register**

User can read the segment data, which is stored in the entry address indicated by the HHA register, by outputting the MEMHHA register.

### • **SH Register**

The device-search results of each step in the IP sequence are stored. If the defined Sequence number executes the AND search operation, the SH register stores the results of the AND search by each sequence number.

A detailed bit map of the above mentioned register is presented in Chapter 13. The content of the HSTAT and HHA register are rewritten in each search operation, and the content of the SH register changes by one bit according to the sequence number. In this example, after the search step sequence No.2 is executed, the CMP2 stores the formatted key data. After the search step sequence No.3 is executed, the CMP3 stores the formatted key data. After the search

step sequence No.4 is executed, the CMP4 stores the formatted key data.

The above registers except the SH register can be output through the Output Port or the CPU Port. User can get the information by the OP sequence with the RD\_ pulse or by reading registers with the CE\_ pulse. The SH register can only be read by the device select operation through the CPU Port.

It is necessary to assert the RD\_ pulse and CE\_ pulse for outputting these registers with satisfied recovery time to the WR second edge (Min. 20ns) after the Input Port cycle time (Min. 80ns). If the RD\_ or the CE\_ pulse do not satisfy this condition, there is no effective result. AC specifications about between the WR pulse and the RD\_ pulse or the CE\_ pulse are presented in Section 14. The MEMHHA register cannot be accessed through the CPU Port without not moving to the CPU mode when the SP/TP\_ pin is pulled down. When the SP/TP\_ pin is pulled up, an external arbitration between the WR\_ pulse and the CE\_ pulse is necessary to protect the CAM data destruction.

## **Restarting and Suspending the IP Sequence**

As mentioned above, when the IP sequence is complete, the IP sequence pointer stops and does not receive the WR pulse. If user wishes to start the IP sequence again, execute the sequence pointer reset operation. And if user wishes to suspend the IP sequence, execute the sequence pointer reset operation. At this time, it is necessary to keep the recovery time (Min. 20ns) from overlapping the WR pulse on the SQRST\_ pulse (or CE\_ pulse of the SSQRST command).

In the case of internal arbitration with the SP/TP\_ pulled down, there is a case in which the above timing cannot be kept because the WR signal does not synchronize with the CE\_ signal in the external of the device. In this case, execute the CPU interrupt with the SWCPUP\_IM command.



It suspends the IP sequence from the next WR pulse cycle. However, in this time, if there is no WR pulse, the device does not recognize and execute the CPU interrupt. Therefore, user needs to suspend the IP sequence with the sequence pointer reset operation.

## 6.5 HHA Automatic Output

The device can output the content of the HHA register on the OD<31:0> bus automatically as an optional IP sequence function in the IP sequence. It is called an HHA automatic output function. This function is enabled by setting the HHASGN register. It enables user to get the HHA output without applying the RD\_ pulse to the Output Port in the IP search operation with the WR pulse. The content of the HHAH (Device ID) is output on the OD<31:16> and the content of the HHAL (HHA in the device) is output on the OD<15:0>. A description of the bit map is presented in Chapter 13.

When the OE\_ signal is high level, the OD<31:0> bus becomes high impedance not according to the HHA automatic output mode. When the OE\_ signal is low level and the HHA automatic function is enabled and hit occurs, the HHA is output. In the case of a cascaded system, the only device which has hit outputs the HHA.

However, when the OE\_ signal is low level, every bit of the OD<31:0> is not always driven to high or low level.

When using this function, user has to use the device basically in an application which has only a single hit, because when the multi-device has the hits, the output confliction on the OD<31:0> bus occurs. And in the case of using the AND search operation which searches for plural segments in the IP sequence, it is possible that a multi-hit will occur in the middle of the sequence. Therefore, user has to define the HHA automatic output sequence number. User defines the IPHA<7:0>, OPHB<7:0> bits of the HHASGN register corresponding to the IP sequence number of the HHA automatic output. For example, if the IPHA<0> bit is set to


"1," the HHA automatic output is executed in the sequence No.7 of the A channel. See Chapter 13 for a bit map of the HHASGN register.

Fig. 6.5.1 shows the timing of the HHA automatic output. The HHA automatic output function is defined in sequence No.7 and No.2, and every sequence has hits. As the HHA automatic output function is not defined in sequence No.0, the output of the OD<31:0> is high impedance, though the OE\_ signal is low level. As the HHA automatic output function is defined in sequence No.7 and No.2 and hits occur, the HHA is output on the OD<31:0> bus. If there is no hit in this case, the output is high impedance. The HHA output holds the current status until the next search operation is executed or the OP sequence is executed. The HHA is output while OE\_ is low level.

Basically, the HHA automatic output function is defined only in the sequence number which is expected to have a single hit. However, user can control the OE\_ pin exclusively by monitoring the HO\_ pins output of every device, and the chance of a single chip multi-hit occurring is not a problem (The highest priority hit entry address of the device is output.)

In spite of the HHA automatic outputting, control of the Output Port is changed in the device to output the defined OP sequence data when the OP sequence starts with the RD\_ pulse.

Set all the IPHA<7:0>, IPHB<7:0> bits of the HHASGN register to "0" when not using the HHA automatic output function. As the device reset operation initializes the HHASGN register to "0000H," this function is disabled in the initial status.



\*1 HHA automatic output in the sequence No.1 and No.2

Fig. 6.5.1 HHA automatic output

## 7. Output Port

The Output Port is the port for outputting search results. The Output port has a sequencer, as does the Input port. The OP sequencer starts to output the search results to OD<31:0> according to defined procedure, when the RD\_ pulse is applied after an IP sequence or a search through the CPU port. The AP can output Hit status, Hit entry address, Hit entry data, and Search key data used in either the IP sequence or in the OP sequence. The defining of the results which are output and the number of the results which are output is called the OP sequence configuration.

In this chapter, both the OP sequence configuration and how the OP sequencer works are explained.

### 7.1 OP Sequence Configuration

#### Two-channel Structure

Two independent, different OP sequences can be defined, because the OP sequencer also has a Two-Channel structure (Ach/Bch) similar to the IP sequencer. These two OP sequences can be selected at any time. More than three sequences can be defined and executed using the multi-channel configuration. The multi-channel configuration can be used with specifying the start sequence number like the IP sequence. Plural sequences can be defined in advance, there is no overhead process like reconfiguration when the sequence is changed.

The following two registers relate to the definition of the OP sequence. These registers are prepared for two channels, and eight step sequence in maximum can be defined independently for two channels.

AOC register (AOC0 - AOC7)

AOSC register (AOSC0 - AOSC7)

These two registers for Ach and Bch are mapped in the

same address. When the registers of these address are read/written, the registers of the unselected channel are read/written. The OP sequence of the unselected channel can be defined even while the OP sequence of the selected channel is executed.

See Section 7.2 about channel selection.

#### Configuration

The assignment of the AOC and AOSC registers for OP sequence definition are shown in Fig. 7.1.1 and Fig. 7.1.2, and examples of the OP sequence configuration are described below.

#### Selecting Search Results for Output

The search results can be output to OD<31:0> as the data of five registers, the CMP register, HSTAT register, HHA register, MEMHHA register, HHA & MEMHHA register. The information about the register to be output is registered to the AOC registers. There are eight AOC registers, AOC0 to AOC7, and each register corresponds to the OP sequence numbers 0 to 7 respectively.

The OR<7:0> of each AOC register determines the address of the register to be output. (For example, 90H is set to output the HSTAT register.) According to these configurations, search results are output from the OUTPUT port step by step. The sequence number to be executed is pointed by the OP sequence pointer, and the OP sequence pointer is incremented as each step of the OP sequence is executed. The initial value of the OP sequence pointer (the OP start sequence number) can be selected from 0 to 7, and the explanation of this function is described later.

The explanation of each register which stores search results is described below:

- (1) CMP Register (Address: A0H, A2H, ... , AEH)

The key data used in each step of the IP sequence is stored.




Fig.7.1.1 AOC(Automatic Output Control)register




Fig.7.1.2 AOSC(Automatic Output Sub-Control)register

(2) HSTAT Register (Address : 90H)

Four kinds of search result information are stored: Hit in the device, Multi-Hit in the device, Hit in the cascaded system, Multi-Hit in the cascaded system, and information on the active channel of the IP/OP sequence. The HSTAT register can be mixed with the output data of other registers (CMP, HHA, MEMHHA, HHA&MEMHHA registers).

(3) HHA Register (Address: 94H)

The Hit Entry address with the highest hit priority is stored.

(4) MEMHHA Register (Address : 0EH)

The content of the HHA entry is stored. The AOSC register specifies the segment number in an entry to be output. The segment number specification is described in a later section.

(5) HHA&MEMHHA Register (Address : B0H)

The HHA register and MEMHHA register are output in turn if the address B0H of the HHA&MEMHHA register is set in the AOC register. The content of the HHA register is output first and then that of the MEMHHA register is output for each entry. The AOSC register specifies the segment number in an entry to be output. The HHA&MEMHHA register is provided for operation with automatic search result output through the Output Port. It cannot be accessed through the CPU Port.

In one series of the OP sequence, only one of the three registers, the HHA, MEMHHA, and HHA&MEMHHA registers, can be defined in the AOC registers.

In order to specify the registers, which have the individual address for each of the 16 bits of the LSB/MSB side, the address on the LSB side (smaller address) must be speci-

fied. The address of the HHA&MEMHHA register is B0H.

**ONE/ALL\_ Flag**

One search result is normally output for one read out cycle of one sequence number of the AOC register. When the MEMHHA register, the HHA register or the HHA&MEMHHA register is set in the AOC register, it is possible to select whether one or all of the hit entries should be read out. This is done by setting the ONE/ALL flag in the AOC register.

If the ONE/ALL\_ flag is set to "0," "ALL," all hit addresses or all contents of the hit entries are output according to hit priority. The OP sequence pointer is not incremented while there are any hit entries remaining in the CAM table.

After the output corresponding to a hit entry is completed, the data in the HHA register is shifted to the next higher hit address, and accordingly, the data in the HSTAT register and the outputs of the HO\_ and PO\_ pins are renewed. In the last output cycle, HO\_ becomes high level, indicating an output of the all hit entries, and the OP sequence pointer is incremented.

If the ONE/ALL\_ flag is set to "1," "ONE," the OP sequence pointer is incremented after one hit entry, which has the highest hit priority, is output. It should be noted that the data in the HHA register is shifted, and the data in the HSTAT register, along with the outputs of the HO\_ and PO\_ pins are also renewed in this case. In the case of a single hit, the behavior of the OP sequencer is the same whether the ONE/ALL\_ flag is "0" or "1."

The ONE/ALL\_ flag must be set to "1" for the HSTAT register and the CMP register output, because there is no "ALL output" for these registers.

## Output Segment Number

The AOSC register specifies which segment in the HHA should be read out if the MEMHHA register or HHA&MEMHHA register is set in the AOC register. There are eight AOSC registers, AOSC0 to AOSC7, and each register corresponds to the OP sub-sequence number 0 to 7 respectively. Eight segment numbers can be specified at the most.

The control of the OP sequence moves to the sub-sequence, which is defined by the AOSC register, when the OP sequence goes on to the step involving either the MEMHHA register or the HHA&MEMHHA register. The OP sequence number is not incremented until the sub-sequence is completed. The sub-sequence number to be executed is indicated by the OP sub-sequence pointer, the OP sub-sequence pointer is incremented as the RD\_ pulse is given. The initial value of the OP sub-sequence pointer can be selected from 0 to 7, the explanation of which is described later.

The OP sub-sequence pointer starts from the start sub-sequence number and counts up to the sub-sequence number in which the sub-sequence end (described later) is set. If the ONE/ALL\_ flag in the AOC register is set to "ONE," the OP sub-sequence is completed and the incrementation of the OP sub-sequence pointer is stopped at the sub-sequence number in which the sub-sequence end is set. Then, the control goes back to the OP sequence defined by the AOC register and the OP sequence number is incremented.

If the ONE/ALL\_ flag in the AOC register is set to "ALL," the OP sub-sequence continues until the steps between the start sub-sequence number and the sub-sequence number in which the sub-sequence end is set are executed for all hit entries. The OP sub-sequence pointer goes round between the start sub-sequence number and the sub-sequence number in which the sub-sequence end is set. The OP sub-sequence is completed and the incrementation of the sub-sequence pointer is stopped when the sub-sequence number

in which the sub-sequence end of the last hit entry is executed. Then the control goes back to the OP sequence defined by the AOC register, and the OP sequence number is incremented.

The content of the HHA is output first and then that of MEMHHA (segment data), which is specified by the AOSC registers, are output for each entry, if the HHA&MEMHHA register is specified in the AOC register.

## Mixed Output of HSTAT Register

The HSTAT register can be mixed with the upper 10 bits of output data (OD<31:28> and OD<27:22>) when the register except the HSTAT register is output.

Table 7.1.1 shows how the HSTAT register is mixed by MX<1:0> of the AOC register or by MXS<1:0> of the AOSC register. MXS<1:0> of the AOSC register is given priority when the MEMHHA register is set in the AOC register. MX<1:0> is used for HHA output and MXS<1:0> is used for MEMHHA output, when the HHA&MEMHHA register is set in the AOC register.

## End of OP Sequence

The end of the OP sequence is specified by the End-Of-Sequence flag (EOS bit) in the AOC register. The end of the OP sub-sequence is specified by the End-Of-Sub-Sequence flag (EOSS bit) in the AOSC register.

If the EOSS bit in the AOSC register is set to "1," the step where the EOSS bit is set to "1" is the end point of the sub-sequence, the sub-sequence end. When the step that the EOS bit is set to "1" is completed, the OP sequence is ended. If the output register of that step is MEMHHA or HHA&MEMHHA, the OP sequence is ended when the OP sub-sequence is completed. If the ONE/ALL\_ flag is set to "ALL" in that step, the OP sequence is ended when the output for all hit entries is completed. After the OP sequence is ended, the RD\_ pulse is ignored.

The EOS bit and the EOSS bit must be set to "1" in a suit-

MX1 (MXS1)	MX0 (MXS0)	Bits of HSTAT register mixed to OUTPUT port data					
		OD<31>	OD<30>	OD<29>	OD<28>	OD<27:25>	OD<24:22>
0	0	Not mixed*1					
0	1	Not mixed*1				OP active channel	IP active channel
1	0	System Hit	System Multi-Hit	Device Hit	Device Multi-Hit	Not mixed*1	
1	1	System Hit	System Multi-Hit	Device Hit	Device Multi-Hit	OP active channel	IP active channel

\*1 The data specified by the AOC register or the AOSC register is output.

Table 7.1.1 Mixed output specified by AOC register or AOSC register

able AOC register and a suitable AOSC register. Because the AP might not work correctly, the sequence end and the sub-sequence end cannot be detected. The EOSS of the AOSC register must be set to "1" for a start sub-sequence number if the MEMHHA register and HHA&MEMHHA register are not set in the AOC registers. The OP sub-sequence pointer must be pointed to the OP sub-sequence end if the OP sub-sequence is not used, because the OP sequence is ended when the OP sequence end and the OP sub-sequence end are detected.

If the OP sequence is not used, it is recommended to set the OP sequence end and the OP sub-sequence end to avoid the situation that the OP sequence is started accidentally with the RD\_ pulse given by mistake and not ended.

### Multi-channel Configuration

The AOC register and the AOSC register are prepared for Ach/Bch respectively as previously described, two OP sequences can be defined. There are 16 registers (8 steps x 2 channels) for the AOC register and the AOSC register respectively, and multi-channel channel configuration can

be set in the OP sequence as the IP sequence multi-channel configuration.

The OP sequence multi-channel configuration is realized by setting the start sequence number and the start sub-sequence number. Once the step which is indicated by the sequence pointer (or the sub-sequence pointer) has been executed, the initial value of the sequence pointer is named the start sequence number, and the initial value of the sub-sequence pointer is named the start sub-sequence number.

The start sequence number and the start sub-sequence number are set to the sequence pointer and the sub-sequence pointer respectively at the sequence pointer reset. The step of the start sequence number is executed and the pointer is incremented when the first RD\_ pulse is given. Likewise when step which is indicated by the sequence pointer is executed and the pointer is incremented as the RD\_ pulse is given. If the sequence pointer comes to the step to output the MEMHHA register, the sequence pointer stays at that step and the sub-sequence is started from the initial pointer of the sub-sequence number. The segment data specified by the AOSC register is then output




Fig. 7.1.3 OP Multi-channel configuration

and the sub-sequence pointer is incremented as the RD\_ pulse is given. When the sub-sequence pointer comes to the step in which the sub-sequence end is set, the sub-sequence is completed and the sequence pointer is moved to the next step. When the sequence pointer arrives at the point where the sequence end is set, the sequence pointer is stopped and the OP sequence is ended.

The configuration shown in Fig. 7.1.3. is needed to use the multi-channel configuration. The sequence end is set to more than one step, and the sequence is separated to plural independent sequences by the sequence end. The sub-sequence is also separated by the sub-sequence end. Various output can be achieved by the combination of the sequences and the sub-sequences.

If the sequence number 0 of the Ach is selected as the start sequence number, as in the example of Fig. 7.1.3, the two steps from the sequence number 0 to 1 are executed as one sequence. In this case, the sub-sequence is not used because the step to output the MEMHHA register or the HHA&MEMHHA register is not included in the sequence. If the sub-sequence is not used, the sub-sequence end must be set in the AOSC register of the start sub-sequence num-

ber to be detected at the start. In this example, the sub-sequence end must be set in the AOSC0 register (or one of AOSC2, AOSC4, AOSC7). The HSTAT register is output as defined in the AOC0 register when the first RD\_ pulse is given, and the hit entry address of the highest priority is output as defined in the AOC1 register when the second RD\_ pulse is given. The next priority hit entry address is output while hit entries exist with RD\_ pulse, because the ALL\_/ONE\_ flag of the AOC1 register is set to "ALL." The OP sequence is ended when the lowest priority hit entry address is output.

Only one entry of MEMHHA is output if the start sequence number is set to 2 and the start sub-sequence number is set to 1. Because the AOC2 register specified to output MEMHHA is set to "ONE," the segments specified by the AOSC1 register and the AOSC2 register are output. The segment number 0 is output with the first RD\_ pulse and the segment number 1 with the second RD\_ pulse. If another start sub-sequence number is selected for the same start sequence number, the segments in different order can be output.

If the start sequence number is set to 3 and the start sub-



sequence number is set to 3, the HSTAT register is output at first, followed by the highest priority hit entry address, then the segment data of the entry is output in the order of segment 0, segment 2. The address and the segment data of hit entries are output repeatedly until the lowest priority hit entry is output because the AOC4 register specified to output the HHA&MEMHHA is set to "ALL." Finally, the CMP2 register is output and the OP sequence is ended.

See the next section for the procedure to select the channel, the start sequence number, and the start sub-sequence number.

### Remarks at Configuration

Only the inactive channel registers of the configuration registers of the OP sequence (AOC, AOSC) can be accessed from the CPU port.

The sequence end and the sub-sequence end must be set at the appropriate step.

If the OP sub-sequence is not used (not output the MEMHHA and HHA&MEMHHA), the start sub-sequence number must be set to the sub-sequence number that the sub-sequence end is set.

If the OP sequence is not used, it is strongly recommended that the start sequence number be set to the step that the sequence end is set, and the start sub-sequence number is set to the step that the sub-sequence end is set.

If the HSTAT register or the CMP register is specified to be output at a step in the OP sequence, the ONE/ALL\_ flag must be set to "ONE."

Only one of the HHA registers, the MEMHHA register, the HHA&MEMHHA register can be output in one OP sequence which is divided by the sequence end.

Unexpected action will occur if the wrong channel or the

wrong start sequence number is selected. It is strongly recommended to set value to all the registers for the OP sequence configuration if some of the registers are not used, because the registers for the OP sequence configuration don't have the initial value.

## 7.2 Selection of Channel and Start Sequence Number

### Channel Selection

There are two methods of selecting the active channels (Ach or Bch) of the Output Port as follows:

- Hardware channel selection by the OPCH pin
- Software channel selection by the CNTL register

Hardware channel selection is used to select the active channels by OPCH inputs. The states of OPCH is registered at the Sequence Pointer Reset (at the falling edge of SQRST\_ or at the falling edge of CE\_ when an SSQRST command is executed). If the registered signal is low then Ach is selected, if the signal is high then Bch is selected. The selected channels are not changed until the next Sequence Pointer Reset is executed by an SQRST\_ low pulse or an SSQRST command.

Software channel selection is used to select the active channel by the OA<2:0> in the CNTL register. Software channel selection is completed when Sequence Pointer Reset is done after the CNTL register is set. Sequence Pointer Reset must be done after the CNTL register is set.

Whether Hardware or Software channel selection is used is determined by the OAS in the CNTL register. Software channel selection is used when the OAS bit is "0," Hardware channel selection is used when the OAS bit is "1."

After device reset, Software channel selection and ch-A are selected as the initial value.

The currently selected (active) channel of the Output Port can be confirmed by reading the data of the OA<2:0> in the CNTL, HSTAT or ESTAT registers regardless of the method of selecting the active channel. The registers for the OP sequence configuration of the inactive channel can be accessed through the CPU port in the CPU mode and another mode.

### Start Sequence Number Selection and Start Sub-sequence number Selection

There are two methods to select the OP start sequence number and the OP start sub-sequence number. It should be known that these methods are different from the methods to select the IP sequence number.

- Start sequence number and start sub-sequence number are set to "0"
- Numbers defined in the CNTL register are used as the start sequence number and the start sub-sequence number

The signal level of the OPNS pin selects which method is used. If the OPNS is low, the OP sequence starts from sequence number 0 and sub-sequence number 0. If the OPNS is high, the OPN<2:0> of the CNTLH register is used as the start sequence number and the OPSN<2:0> of the CNTLH register is used as the start sub-sequence number at OP sequence start.

The OPN<2:0> and OPSN<2:0> bits of the CNTLH register are "000" at the initial point after device reset. If these bits are not written after the device reset, the start sequence number and the start sub-sequence number are both 0 in spite of the signal level of the OPNS pin.

The sequence pointer reset must be done after the channel selection method, or the selection method of the start sequence number is changed by writing to the CNTL register. The new selection method of the channel or the start sequence number is recognized at the sequence pointer reset.

## 7.3 OP Sequence Operation

The OP sequence pointer and the OP sub-sequence pointer are reset by the sequence pointer reset (SQRST\_ pulse or SSQRST command) in the OP sequence in the same manner as in the IP sequence. The initial values of the OP sequence pointer and the OP sub-sequence pointer are the start sequence number and the start sub-sequence number respectively.


The first RD\_ pulse after the sequence pointer reset starts the OP sequence. The OP sequence is executed in the order of the sequence number from the start sequence number and output data defined in the AOC register, to OD<31:0>. The OP sequence ends when the step for the sequence end, which is set in the AOC register, has been executed.

The RD\_ pulse is ignored after the end of the OP sequence until the sequence pointer reset is executed.

Invalid data is output according to the OP sequence definition when the search result is mishit. Once the OP sequence starts, the OP sequence doesn't end until the sequence end step is executed, even in the case of a mishit.

Fig. 7.3.1 shows the example when the start sequence number is 3, the start sub-sequence number is 3, and the configuration is like Fig. 7.1.3. There are two hit entries, hit entry A and hit entry B. The HO\_ pin and PO\_ pin are low level to indicate multi-hits before the OP sequence execution.

The start sequence number and the start sub-sequence number are set to the OP sequence pointer and the OP sub-sequence pointer respectively at the sequence pointer reset execution. There is no need to execute the sequence pointer reset just before the OP sequence start. For example, if the sequence pointer reset was executed before the IP sequence, not only the IP start sequence number but also the OP start sequence number and the OP start sub-sequence number are set at that time. As a result, the OP



- \*1 If the sequence pointer reset is done before the IP sequence start, there is no need to do the sequence pointer reset before the OP sequence.
- \*2 The A channel is selected at the sequence pointer reset, the start sequence number 3 and the start sub sequence number 3 are recognized by OPNS signal. Both start numbers are stored in the OPN <2:0> and OPNS <2:0> of the CNTLH register respectively.
- \*3 When OE\_ is High, output is high impedance.
- \*4 When the CNTLH register BUSY bit = " 1 "
- \*5 When the CNTLH register BUSY bit = " 0 "

Fig. 7.3.1 Timing example of OP sequence

sequence can be started continuously after the IP sequence end, when the search result is output after the IP sequence. The OP sequence takes place as the OP sequence pointer or the OP sub-sequence pointer is incremented and data is output according to the definition in the AOC register or the AOSC register.

The first RD\_ pulse starts the OP sequencer, and the IPBUSY\_/OPACT\_ changes to low level to indicate that the OP sequence is starting. (When the SP/TP\_ is low, the device enters the OP mode at this time.) The contents of the HSTAT register is output to the OD bus by this pulse and the OP sequence pointer is incremented. The OP sub-sequence starts with the second RD\_ pulse and the entry address of hit entry A is output. segment 0 of the hit entry A is output by the third RD\_ pulse. segment 2 of the hit entry A is output by the fourth RD\_ pulse, and the output for the hit entry A is ended. The signal of the PO\_ pin goes high level at this time and it indicates that one hit entry is remaining in the CAM table.

The entry address of the hit entry B is output by the fifth RD\_ pulse and segment 0 of the entry is output by the sixth RD\_ pulse. Segment 2 of the hit entry B is output by the seventh RD\_ pulse and the output for the hit entry B is ended. The signal of the HO\_ pin goes high level at this time and it indicates that no hit entry is remaining in the CAM table. The OP sub-sequence is ended at this time and the sub-sequence pointer is stopped and the control returns to the OP sequence. The search key data stored in the CMP2 registers output by the eighth RD\_ pulse. In this cycle, the OP sequence pointer is stopped, the OP sequence ends, and the IPBUSY\_/OPACT\_ goes high level.

The timing of changing the IPBUSY\_/OPACT\_ at the sequence end can be set in the following two ways:

- (1) triggered by the first edge (falling edge) of the RD\_ pulse
- (2) triggered by the second edge (rising edge) of the RD\_ pulse

pulse

If (1) is selected, the timing of changing the IPBUSY\_/OPACT\_ is unified to the first edge (falling edge) of the RD\_ pulse at sequence start and sequence end, so the timing to monitor the IPBUSY\_/OPACT\_ is easy to design. However, the OP sequence has not completely ended at the timing when the IPBUSY\_/OPACT\_ goes high. It indicates that the OP sequence will be ended at this cycle.

When the "ALL output" is set and there are multi-hits, it sometimes can't be known how many times the RD\_ pulse will be given. When the IPBUSY\_/OPACT\_ is monitored to determine if a further pulse should be given or not, more efficient timing can be designed because using (1) allows the timing to be determined earlier.

If (2) is selected, the IPBUSY\_/OPACT\_ goes high level when the OP sequence is completely ended. Method (2) is recommended when the IPBUSY\_/OPACT\_ signal is used to control other signal generation.

The BUSY bit of the CNTL register selects which timing is being used. Method (1) is selected when the bit is set to "1" and (2) is selected when "0". The setting of the bit is common for IPBUSY\_/OPACT\_ and the OPBUSY\_/IPACT\_.

### Suspension and Resumption of the OP sequence

After the OP sequence ends, as described before, the OP sequence pointer and the OP sub-sequence pointer are stopped and RD\_ pulses are ignored. The sequence pointer reset must be executed to start the OP sequence again.

The sequence pointer reset should be executed to suspend the OP sequence. The rule of recovery time (Min. 20 ns) must be kept to avoid overlapping the RD\_ pulse and the SSQRST\_ pulse (or the CE\_ pulse of the SSQRST\_ command).

When the SP/TP\_ is pulled down and the internal arbitra-

tion is used, this is the case when the timing rule described above can't be kept because the RD\_ signal and the CE\_ signal are unsynchronized. In this case, the CPU interrupt by the SWCPUP\_IM command is recommended. The OP sequence will be suspended in the cycle of the next RD\_ pulse. If the RD\_ pulse is not given for some reason, the CPU interrupt is not recognized and not executed. In this situation, the OP sequence should be suspended by the sequence pointer reset.

### **HHA Automatic Output**

When the HHA automatic output, an option of the IP sequence, is enabled, the content of the HHA register is output to the OD<31:0> synchronized with the WR pulse. See Chapter 6.5 for the settings and the behavior of the HHA automatic output.

The output data on the OD<31:0> bus will be changed to the data set in the OP sequence configuration, once the OP sequence is started by the RD\_ pulse.

## 8. CPU Port

### 8.1 Access to Registers

#### Register and Command

All operations through the CPU port are executed as Read/Write operations from/to the registers. The desired register should be indicated by the register address ADD<7:0> in order to access the register through the CPU Port. Read/Write operation is executed by the low pulse of CE\_ . Write operation is executed when input to the R/W\_ is low and Read operation is done when input to the R/W\_ is high. Commands are executed by the write operation of the OP-code to the COM register (address 00H).

#### Device Select and Broadcast

There are two methods of accessing registers, including command execution. These are the Device Select method and the Broadcast method.

The settings as the Table Configuration or IP/OP sequence configuration must be common to all devices in a cascaded system. All devices in a cascaded system should be accessed when writing such information. The method that the host processor accesses to all devices in a cascaded system at the same time is called the Broadcast method.

If there are hit entries and/or empty entries in plural devices, hit information and empty information are transferred from the upper device to the lower device, and the priorities are controlled between the devices. When user accesses to the HHA/HEA register or the MEMHHA/MEMHEA register is executed in the Broadcast method, the device being accessed is automatically determined by the priority control. The host processor doesn't need to select the device and doesn't need to know which device has the CAM table or the register to be accessed.

Only the lowest device (the Last Device) can know the status of all devices in a cascaded system. The Last Device is automatically selected when the HSTAT register, which has hit status, or the ESTAT register, which has empty status, is accessed.

A command is issued in the Broadcast method at the same time it is issued to all devices.

Selecting a device is needed to write different data to each device when the host processor writes entry data to the CAM table. The method that the host processor accesses to a selecting device is called the Device Select method.

Some commands, for example the RESTORE command, need to be used in the Device Select method. The commands to be used in the Device Select method are shown in Table 12.2 of Chapter 12, and the registers to be used in the Device Select method are shown in Table 13.4 of Chapter 13. The HHA/HEA register and the MEMHHA/MEMHEA register can be accessed in the Device Select method also and the host processor can access the information of each device.

The Broadcast method and the Device Select method is selected with the DEVSEL register. The BR of the DEVSEL register must be set to "1" to access the Broadcast method.

The BR of the DEVSEL register must be set to "0" and the DS<4:0> of the DEVSEL register must be set to the Device ID to select and access the Device Select method. The write operation to the DEVSEL register is executed for all devices, so that the same Device ID is written to DS<4:0> of all devices. After setting the BR to "0," access is executed to only the device which has the same Device ID in both the DEVID register and the DEVSEL register.

The DEVSEL register is always written in the Broadcast method. Some registers, for example registers for configuration, are always written in the Broadcast method apart from the DEVSEL register. The Last Device in a cascaded

system outputs data when such a type of register is read in the Broadcast method. See Table 13.4 of Chapter 13 in detail.

## 8.2 Basic Operation through CPU Port

Basic operations through the CPU port by accessing the registers in the Broadcast method or the Device select method, are explained below.

### Device ID Entry (in a cascaded system)

It is necessary to define the Device ID in the DEVID register in order to identify each device in the operation of a cascaded system. Refer to Section 9.1 for the procedure of the DEVID definition.

Basic settings of a device are written to the CNTL register. Basic settings are for example endian, the polarity of the WR pulse, and the IP/OP channel selection method. The contents of CNTL register are important data for basic settings of a device, the CNTL register must be set after device reset (and after device ID entry in a cascaded system). The CNTL register of all devices are written in the case of the Device Select method, because the contents of the CNTL register must be identical for all devices. The CNTL register must be written in the situation where there is no access from other ports (CPU mode in the case of SP/TP\_ = Low).

### CAM Table Definition

The CAM table definition (Table Configuration) is executed through the CPU port. Detailed procedure is shown in Section 5.2. TC data is written in the TC sub mode by using the AR and the MEMAR registers. TC configuration must be done for all CAM words of all devices.

## IP Sequence Configuration and OP Sequence Configuration

IP sequence configuration and OP sequence configuration are done by setting the CUT register, the SS register, the CS register, the MASK register, the AOC register, and the AOSC register. These registers have the 2 channel structure as described in Chapter 6 and Chapter 7. The registers of the inactive channel are accessed through the CPU port, with special attention paid to which channel can be read/written.

If the active channel selection method of the CNTL register is set to "Hardware channel selection," the data which is written to the active channel selection bits (IA<2:0>, OA<2:0>) of the CNTL register is ignored. Note that Inputs to the IPCH pin and the OPCH pin are registered at the timing of the sequence pointer reset and the active channels are determined.

### CAM Table Entry and Maintenance

The Read/Write operation to the CAM table is executed by using the MEMAR register, the MEMHHA register and the MEMHEA register. Table operations such as purge, append, and stamp can be executed by using commands for table maintenance. The commands for table maintenance are described in Section 8.7.

All registers can be accessed through the CPU port. The conditions for access to the registers are shown in Table 13.4 of Chapter 13. All commands are executed by the write operation to the COM register. See Chapter 12 for the command list.

## 8.3 Search Operation through CPU Port

Search operations are mainly executed through the INPUT port. The search operation through the CPU port can be executed by using the SRCH command or the SRCH2 command. These commands perform only the search op-



eration and have no automatic sequence capability, unlike the IP search operation.

One search operation is executed per SRCH/SRCH2 command. The required data/conditions must be set prior to issuing an SRCH/SRCH2 command. The 32-bit key data used in the search is stored to the CPUINP register. The 32-bit mask data is stored to the CPUMASK register. The segment number to be searched, the search head and the flag (whether or not the Access Bit is set) are stored to the CPUSRS register. The CPUINP2, the CPUMASK2 and the CPUSRS2 are used in the case of the SRCH2 com-

mand. The registers which must be set prior to the SRCH/SRCH2 command are shown in Table 8.3.1. The registers for the SRCH command and the registers for the SRCH2 command are independent. The detailed description for registers are shown in Chapter 13.

After setting the above registers, a search operation is executed when the SRCH/SRCH2 command is issued. The search results are stored to registers and output to the flag output pin.

Table 8.3.1 Registers needed for search commands through the CPU port

(1) SRCH command ( OP-code 60H )

Register name	Data to set	Address
CPUINP(L, H) register	Search key data	80H, 81H
CPUMASK(L, H) register	Search mask data	82H, 83H
CPUSRS register	Search segment number Access Bit set ON/OFF Search head/AND search	84H

(2) SRCH2 command ( OP-code 76H )

Register name	Data to set	Address
CPUINP2(L, H) register	Search key data	86H, 87H
CPUMASK2(L, H) register	Search mask data	88H, 89H
CPUSRS2 register	Search segment number Access Bit set ON/OFF Search head/AND search	8AH



## 8.4 Search Result Output from CPU Port

The results of an IP search or a CPU search are reflected to the registers and the flag output pins described in Chapter 6. These registers, except for the SH register, can be read using the OP sequence described in Chapter 7. These registers can also be read from the CPU port. The registers to read the results of a search are shown in Table 8.4.1.

The HSTAT register stores device hit, device multi-hit, system hit, system multi-hit, etc. Device hit/device multi-hit of each device are read in the Device Select method, system hit/system multi-hit of a whole system are read in the Broadcast method, or read in the Last Device in the Device Select method.

The SH register should be read in the Device Select method because the SH register of a device stores the IP

sequence results of the device.

The MEMHHA register must be accessed after the search operation is completed so that the destruction of the CAM table is avoided, as described in Chapter 4 and Chapter 6. The MEMHHA can be accessed in the CPU mode when the SP/TP\_ pin is pulled down (internal arbitration). When the SP/TP\_ pin is pulled up (external arbitration), the MEMHHA register must be accessed after the search cycle (INPUT port cycle or CPU port cycle of SRCH/SRCH2 command) is finished. The AC timing of WR to CE\_ and CE\_ to CE\_ (CE\_ cycle) described in Chapter 14 must be kept to access the MEMHHA register correctly. The access to the CMP is same as the access to the MEMHHA.

The HSTAT register, the HHA register and the SH register can be read in the modes other than the CPU mode when the SP/TP\_ pin is pulled down (internal arbitration). But

Table 8.4.1 Registers for search result output

Register name	Data to set	Address
CMP register (CMP0L/CMP0H- CMP7L/CMP7H)	Search key data used in each step of the IP sequence	A0H, AFH
HSTAT register	Hit, Multi-hit etc. of each device and cascaded system	90H
HHA(H,L)register	Highest Hit Address	94H, 95H
MEMHHA register	Entry data pointed by the CAM address in the HHA register	0EH
SH register	Hit in each step of the IP sequence	98H

the AC timing of WR to CE\_ and CE\_ to CE\_ (CE\_ cycle) must be kept to read out the search results.

Hit information propagates with some delay from the upper device to the lower device in a cascaded system. It takes some time to determine the search results because of propagation delay. Timing design needs to consider the number of devices. See Section 9.6 for timing consideration in a cascaded system.

## 8.5 HHA/HEA Register Operation

### HHA Register

The HHA register is used as the pointer to hit entry, and the hit entries can be accessed in order of hit priority.

The entry address of the highest hit priority is set to the HHA register when the search operation (INPUT port cycle or CPU port cycle of SRCH/SRCH2 command) is completed or the GEN\_HIT command is executed. The pointer to hit entry is forwarded and the HHA register stores the entry address of the next hit priority when the NXT\_HH command is executed. All hit entry addresses of all devices in a system can be read by repeating this procedure. The segment data of the entry indicated by the HHA register can be obtained by access to the MEMHHA register.

The HHA register has the HV flag (Highest hit Address Valid flag). The address indicated by the HHA register is valid if the HV flag is "1." The address indicated by the HHA register is not valid if the HV flag is "0" and it indicates that there is no hit entry or all hit entry addresses have been read.

The pointer to hit entry is rewound when the GEN\_HIT command is executed. The entry address of the highest hit priority is set to the HHA register by this command.

### Search Result Output Change by the HHA Register Operation

The output of the HO\_ pin and the PO\_ pin and the data of the HSTAT can be changed by the operation, which changes the data of the HHA register.

#### HO\_ pin

The address indicated by the HHA is forwarded by the NXT\_HH command, and the output of the HO\_ pin becomes high when no hit entry exists in the lower address area than the address indicated by the HHA address. The output of the HO\_ pin of the lowest device (Last Device) becomes high in the case of a cascaded system. The output of the pin returns to where it was before when the address indicated by the HHA register is rewound to the highest priority hit address by the GEN\_HIT command.

#### PO\_ pin

The address indicated by the HHA is forwarded by the NXT\_HH command, and the output of the PO\_ pin becomes high when one hit entry exists in the lower address area than the address indicated by the HHA address. The output of the PO\_ pin of the lowest device (Last Device) becomes high in the case of a cascaded system. The output of the pin returns to the previous level when the address indicated by the HHA register is rewound to the highest priority hit address by the GEN\_HIT command.

#### HSTAT Register

The data of the HSTAT register is changed as the output of the HO\_ pin and the PO\_ pin with the changes of the HHA register data.

#### HEA Register

The HEA register is used as the pointer to empty entry, and the empty entries can be accessed in order of empty prior-

ity.

The entry address of the highest empty priority is set to the HEA register when the GEN\_FL command is executed. The pointer to empty entry is forwarded and the HEA register stores the entry address of the next empty priority when the NXT\_HE command is executed. All empty entry addresses of all devices in a system can be read by repeating this procedure. The segment data of the entry indicated by the HEA register can be accessed by access to the MEMHEA register.

The HEA register has the EV flag (Highest Empty address Validityflag). The address indicated by the HEA register is valid if the EV flag is "1." The address indicated by the HEA register is not valid if the EV flag is "0," and it indicates that there is no empty entry or all empty entry addresses have been read.

The pointer to empty entry is rewound when the GEN\_FL command is executed. The entry address of the highest empty priority is set to the HEA register by this command.

The key data used in the search operation is copied into the entry indicated by the HEA register automatically after the search operation (See Section 8.7: Append commands). Therefore, the segment data of entry indicated by the HEA register is always renewed with the search operation. If the HEA register is not renewed after adding the segment data into the entry indicated by the HEA register, content of the added table is changed by the next search operation. If the user adds the segment data into the entry indicated by the HEA register, the HEA register has to be renewed by the GEN\_FL or NXT\_HE command.

#### **Empty Output Change by the HEA register Operation**

The output of the FLO\_ pin and the data of the ESTAT can be changed by the operation which changes the data of the HEA register.

#### **FLO\_ pin**

The address indicated by the HEA is forwarded by the NXT\_HE command. And the output of the FLO\_ pin becomes high when no empty entry exists in the lower address area than the address indicated by the HEA address. The output of the FLO\_ pin of the lowest device (Last Device) becomes high in the case of a cascaded system. The output of the pin returns to the previous level when the address indicated by the HEA register is rewound to the highest priority empty address by the GEN\_FL command.

#### **ESTAT Register**

The data of the ESTAT register is changed as the output of the FLO\_ pin interacts with the changes of the HEA register data.

### **8.6 Automatic Increment Function**

#### **Automatic Increment of HHA and HEA Registers**

Automatic increment of the HHA register and the HEA register is implemented. This function enables the HHA/HEA register to be incremented without the NXT\_HH/NXT\_HE command. It is easy to read out entry addresses.

Automatic increment of the HHA register is enabled by setting the HHI in the CPUHS register to "1." If the automatic increment of the HHA register is enabled, the data in the HHA register is shifted to the entry address with the next hit priority after the HHAL register, which is the lower 16-bit register of the HHA register and is accessed. Therefore, in the next read operation of the HHA register, the entry of the next hit entry is output. This function enables the user to read all hit entry addresses by only reading the HHA register repeatedly without executing the NXT\_HHA command.

Automatic increment of the HEA register is enabled by setting the HEI in the CPUHS register to "1." If the automatic increment of the HEA register is enabled, the data in the HEA register is shifted to the entry address with the next hit priority after the HEAL register, which is the lower 16-bit register of the HEA register, and is accessed. Therefore, in the next read operation of the HEA register, the entry of the next hit entry is output. This function enables the user to read all empty entry addresses by only reading the HEA register repeatedly without executing the NXT\_HEA command.

#### Automatic Increment of HHA and HEA Registers by Stamp Commands

Stamp commands execute maskable writing, which is called stamping, to the segment data of the specified entry. Details of the stamp commands are shown in Section 8.7. The stamp commands also have the automatic increment capability of the HHA and HEA registers.

If the SHI in the CPUHS register is set to "1," the automatic increment of the HHA register at the execution of the STMP\_HH, STMP2\_HH commands (stamping to hit entry) is enabled. If this function is set, the data in the HHA register is automatically shifted to the entry address with the next hit priority after execution of the STMP\_HH, STMP2\_HH command. It enables the user to stamp hit entries successively by only repeating the STMP\_HH, STMP2\_HH command.

If the SEI in the CPUHS register is set to "1," the automatic increment of the HEA register at the execution of the STMP\_HE, STMP2\_HE commands (stamping to empty entry) is enabled. If this function is set, the data in the HEA register is automatically shifted to the entry address with the next empty priority after execution of the STMP\_HE, STMP2\_HE command. It enables the user to stamp empty entries successively by only repeating the STMP\_HE, STMP2\_HE command.

#### Automatic Increment of MEMHHA and MEMHEA Register

Automatic increment capability is also provided for access to the segment data of the CAM table through the MEMHHA and MEMHEA registers. The segment automatic increment, the entry automatic increment, and the segment and entry automatic increment are available. Access with no automatic increment also can be used.

The access mode to MEMHHA, and MEMHEA is defined by HM<1:0>, EM<1:0> in the CPUHS register. There are some cases, that the HHA register or the HEA register is incremented doubly if this function and the automatic increment of the HHA,HEA register are used together. Note the setting of HM<1:0>, EM<1:0>, SHI, and SEI in the CPUHS register to avoid the double increment.

#### No Automatic Increment

This is the access mode with no increment. This access mode is selected when the HM<1:0> or EM<1:0> is set to "00."

The segment number to be accessed in the entry must be specified by the Fixed segment number (HFS<2:0> or EFS<2:0>) in the CPUHS register.

#### Segment Automatic Increment

This is the access mode to access a hit entry or an empty entry in the order of the segment number . This access mode is selected when the HM<1:0> or EM<1:0> is set to "01."

In this access mode, the segment counter, which is the ring counter of modulo "segment number of one entry -1," is used as the pointer to the segment data to access. The correct segment number must be written to the WW<2:0> because the modulo of the ring counter is determined by the WW<2:0> .

There are two segment counters, one for hit entry and one for empty entry. The fixed segment number (HFS<2:0> or EFS<2:0>) in the CPUHS register is ignored when this access mode is selected.

In the first access to the MEMHHA or MEMHEA registers, the data of the head segment (segment No. 0) is read/written. After the first access (two cycle read/write when the endian is on, one cycle read/write when the endian is off) is executed, the corresponding counter is incremented, and points to the next segment. After the last segment of an entry is accessed, the segment counter value goes to "0" and the head segment of the entry is pointed.

All segments in an entry can be read/written consecutively by using this access mode.

The HS<2:0> and ES<2:0> in the CPUHS register stores the segment counter value. The segment number to access next can be known by reading these bits. These bits cannot be changed by writing.

### Entry Automatic Increment

This is the access mode where the segment number to be accessed is fixed, and the data of hit entry or empty entry is accessed in order of priority. This access mode is selected when the HM<1:0> or EM<1:0> is set to "10."

The segment number to be accessed is specified by the HFS<2:0> or EFS<2:0> in the CPUHS register. In this mode, the value of the segment counter is not used.

After the access to the MEMHHA register or the MEMHEA register (two cycle read/write when the endian is on, one cycle read/write when the endian is off) is executed, the HHA register or the HEA register is incremented and points to the next priority hit entry or empty entry.

### Segment and Entry Automatic Increment

This access mode is the combination of the segment automatic increment and the entry automatic increment. All segments of all hit entries or empty entries can be accessed. This access mode is selected when the HM<1:0> or EM<1:0> is set to "11."

Segment increment in an entry is the same as the segment automatic increment according to the segment counter. The data of the entry indicated by the HHA register or the HEA register is accessed from the head segment in order of segment number. The HHA register or the HEA register is incremented when the last segment of the entry is accessed. The HHA register or the HEA register stores the address of the next hit priority or the next empty priority and the segment counter is reset to "0" at that time. All data of the hit entry or all empty entries can be read/written consecutively by the same procedure.

### Reset Condition of Segment Counter

The initial value of the segment counter is "0" after the device reset. There is another case when the segment counter is reset. Table 8.6.1 shows the reset condition of the segment counter and also shows the reset condition of the endian toggle.

The segment counter for the MEMHHA register/MEMHEA register is reset when the data of the HHA register/HEA register is changed. The segment counters are reset when the CPUHSL register is written, because the increment mode is changed. Endian toggle is reset when one or both of the segment counters are reset because the segment to be accessed is changed.

## 8.7 Table Maintenance

Some useful commands are provided for table maintenance. The combination of these commands and the access through the MEMAR, MEMHHA, MEMHEA register

Table 8.6.1 Reset conditions for segment counter and endian toggle

Operation	Segment counter for MEMHHA access	Segment counter for MEMHEA access	Endian toggle
Device reset	○	○	○
Write to AR register	×	×	○
IP search	○	×	○
SRCH command	○	×	○
SRCH2 command	○	×	○
NXT HH command	○	×	○
NXT HE command	×	○	○
GEN FL command	×	○	○
NXT HIT command	○	×	○
APPEND NHE command	×	○	○
HHA register access When HHA register automatic increment is enable *1	○	×	○
HEA register access When HEA register automatic increment is enable *1	×	○	○
STMP_HH command When HHA register automatic increment is enable *3	○	×	○
STMP2_HH command When HHA register automatic increment is enable *3	○	×	○
STMP_HE command When HEA register automatic increment is enable *4	×	○	○
STMP2_HE command When HEA register automatic increment is enable *4	×	○	○
Write CPUHSL register	○	○	○

○ : Reset      × : Not Reset

\*1 When the HHI bit in the CPUHS register is "1"

\*3 When the SHI bit in the CPUHS register is "1"

\*2 When the HEI bit in the CPUHS register is "1"

\*4 When the SEI bit in the CPUHS register is "1"

makes the table maintenance easy.

The description of the commands is given by using the example of the CAM table shown in Fig. 8.7.1.

Fig. 8.7.1. shows an example which is configured for four segments per entry. Valid data is written from entry number 0 to entry number 5, and entry number 6 is empty. The Access Bits of entry numbers 3 and 5 are set with the result of several searches. Entry numbers 1 and 3 are hit entries because the last search and the Hit Flags of these hit entries are set.

The HHA register stores "4H," the entry address of entry number 1 which is the highest priority hit entry. The HEA register stores "18H," the entry address of entry number 6, which is the highest priority empty entry. The description of how this CAM table changes when each command is executed in this situation is shown.

### Purge Commands

Purge commands make desired entries empty. The Empty Bit of the head segment of the specified entry is set to "1" when purge commands are executed. By this action, the entry becomes an empty entry and excluded from search.

There are seven purge commands as follows:

- PRG\_AL
- PRG\_NAC
- PRG\_AC
- PRG\_NACWH
- PRG\_ACWH
- PRG\_HH
- PRG\_AR

The commands except the PRG\_HH, PRG\_AR can purge more than one entry complying with the status of CAM




Fig. 8.7.1 Table maintenance



table. The PRG\_HH and PRG\_AR commands can purge only one entry.

The PRG\_AL command makes all entries in the device empty.

The PRG\_NAC command makes all entries whose Access Bits are "0," empty. In the table shown in Fig. 8.7.1, entry numbers 0, 1, 2, and 4 are purged when the PRG\_NAC command is executed. (Entry number 6 is already empty)

The PRG\_AC command makes all entries whose Access Bits are "1" empty. In the table shown in Fig. 8.7.1, entry numbers 3 and 5 are the entries to be purged when the PRG\_AC command is executed.

All Access Bits are cleared to "0" but all Hit Flags are not changed when the PRG\_AL, the PRG\_NAC or the PRG\_AC commands are executed. When all Access Bits are desired to clear without purging a entry, the RST\_AC command is used.

The PRG\_NACWH stands for PRG\_NAC With Hit, so the entry whose Access Bit is "0" and Hit Flag is "1" is purged by the PRG\_NACWH command. The entry number 1 is purged when the PRG\_NACWH command is executed as per the table in Fig. 8.7.1.

The PRG\_ACWH stands for PRG\_AC With Hit, so the entry whose Access Bit is "1" and Hit Flag is "1" is purged by the PRG\_ACWH command. The entry number 3 is purged when the PRG\_ACWH command is executed to the table in Fig. 8.7.1.

Not only the status of the Access Bit but also the status of the Hit Flag of an entry determine whether the entry is purged or not, when the PRGNAC\_WH command or the PRGAC\_WH command is executed. The specified entries can be protected, by a search operation before the PRG\_ACWH or the PRG\_NACWH commands. The search operation limits the entries to be purged. The PRG\_NACWH and PRG\_ACWH commands clear the Access Bits of the entries whose Hit Flags are "1" to "0."

The Access Bits of all hit entries can be cleared by the RST\_ACWH command.

The PRG\_HH command purges the entry which is indicated by the HHA register. In the table of Fig. 8.7.1, the entry number 1 is purged. The entry of the highest hit priority of all devices is purged when this command is executed in the Broadcast method. The entry of the highest hit priority of the device selected is purged when this command is executed in the Device Select method. The Access Bit of the entry purged by the PRG\_HH command is cleared.

The PRG\_AR command purges the segment indicated by the AR register. The entry address (the CAM address of the head segment) of an entry must be set to the AR register when the PRG\_AR command is used for purging the entry. The Access Bit of the entry purged by the PRG\_AR command is cleared. This command can be executed in the Device Select method.

The Empty Bits of the purged entries are set to "1" when a purge command is executed, but the HEA register doesn't change at that time. Therefore the GEN\_FL command must be executed after the purge command. Wrong results may appear if the GEN\_HIT command is not executed after the purge command. The Empty Bits of all entries are recognized again by the GEN\_FL command, then the HEA register stores the correct address, the ESTAT register stores the correct value, and the FLO\_ pin outputs the correct status at the same time.

For example, when the PRG\_HH command is executed for the table in Fig. 8.7.1, the entry number 1 becomes empty. But the HHA register still stores "4H," the entry address of entry number 1, and the HEA register still stores "18H," the entry address of entry number 6. The HHA register renews to "CH" when the GEN\_HIT command is executed. The HEA register renews to "4H" when the HEA command is executed.



## RESTORE

The RESTORE command is provided to make an empty entry valid (not empty). This command is useful when user restores a specific entry among those entries which have been made empty by the purge commands. The Empty Bit of the head segment of the specified entry is set to "0." The restored entry is counted among valid entries for search operations after that.

The entry to be restored is determined by the AR register. When the RESTORE command is executed, the entry address (the head segment address) of the desired entry must be stored in the AR register. The HEA register doesn't change by the execution of the RESTORE command, so the GEN\_FL command must be executed to renew the HEA register. The RESTORE command can be executed only in the Device select mode.

## NXT\_HE

The NXT\_HE command is provided to continue the HEA register. The NXT\_HE command makes the HEA register store the entry address of the next priority empty entry.

## GEN\_FL

The GEN\_FL command is provided to renew the HEA register. The HEA register stores the entry address of the highest priority empty entry when this command is executed.

The change of Empty Bits must be reflected to the HEA register by executing this command after operations for changing Empty Bits, such as the addition of an entry, and the purge commands, are executed. If this command is not executed, added segment data is possible to destroy (See this section: APPEND). Therefore, after the following operations, this command must be executed.

- Table configuration
- Entry data registration using the MEMHEA or MEMAR register.
- Execution APPEND command
- Execution PURGE command
- Execution STAMP command to the empty entry
- Execution RESTORE command

## NXT\_HH

The NXT\_HH command is provided to continue the HHA register. The NXT\_HH command makes the HHA register store the entry address of the next priority hit entry. For example, if the NXT\_HH command is executed to the table in Fig. 8.7.1, then the HHA register stores "CH," the head segment address of the next priority hit entry.

## GEN\_HIT

The GEN\_HIT command is provided to renew the HHA register. The HHA register stores the entry address of the highest priority hit entry when this command is executed. The Empty Bit of each entry is evaluated when this command is executed. If hit entries are purged, the purged hit entries become no-hit entries when this command is executed. The GEN\_HIT command can be executed to rewind the HHA register, which is forwarded by the NXT\_HH command or the automatic increment of the HHA register.

## APPEND Commands

The append commands are provided to write the key data used in the search to the CAM table. This command is used to append the key data which is not hit in the search. There are the APPEND command and the APPEND\_NHE command.

## APPEND

The key data is automatically stored to the empty entry in-

indicated by the HEA register when the search operation is performed. The segment number of the stored key data is the same as the segment number to be searched. At the end of the search operation, a series of the key data is stored to the entry pointed by the HEA register. Data is not written to the segments which are not searched. The bits masked by the MASK register or the CPUMASK register are not written and the data before search operation is kept.

In example Fig. 8.7.1, the key data in the search operation is copied to the entry number 6. The key data is copied to CAM address 18H when the segment number 0 is searched and the key data is copied to CAM address 1AH when the segment number 2 is searched.

The key data is copied from the search operation but the Empty Bit of that entry is still "1." The entry storing the copied data is not valid at that time. If the APPEND command is executed in this situation, the Empty Bit of the entry is set to "0" and the entry becomes valid for search operation. This written procedure is called "APPEND." The entry address is indicated by the HEA register, and the appended entry can be confirmed by reading the HEA register. segment data of the entry can be changed and added by writing to the MEMHEA register after setting the segment number in the CPUHS register.

If there is no entry at search operation, the key data is not copied and the APPEND command is invalid. After the APPEND command is issued, the success of the APPEND command can be confirmed by reading the AS bit (APPEND result flag) .

The HEA register is not changed when the APPEND command is executed. The key data in the next search will be copied to the appended entry if no operation is executed after the APPEND command. To avoid this, the HEA register must be renewed by the GEN\_FL command or the HEA register is incremented by the NXT\_HE command.

#### APPEND\_NHE

The APPEND\_NHE command is the combined command of the APPEND command and the NXT\_HE command. The HEA register is automatically incremented at the end of the append operation. The execution of the GEN\_FL and the NXT\_HE is not needed after the command. Reducing the operational cycles may be possible.

#### STAMP

The STAMP command is the maskable write function by bit unit. It can be useful to register hit time to the hit entry, the data to be written to the CPUINP register, and the mask data to the CPUMASK register. The data is not written to the masked bits and previous value is kept.

The CPUINP register and the CPUMASK register are common registers for search operation and stamp operation. There is another set of these registers, the CPUINP2 register and the CPUMASK2 register, so that the key data/mask data of search operation and the stamp data/ mask data of stamp operation can be set separately.

When the stamp command is executed, the Empty Bit of the segment which is stamped is cleared to "0." If the command is executed to the head segment of an entry, it has the same effect as when the entry is added. In this case, the GEN\_FL command should be executed to renew the HEA register.

There are several commands in the stamp command group, as shown below.

#### STMP\_AR, STMP2\_AR Command

These commands stamp on the segment indicated by the AR register. The STMP\_AR command uses the data of the CPUINP register and the CPUMASK register. The STMP2\_AR command uses the data of the CPUINP2 reg-

ister and the CPUMASK2 register.

### STMP\_HH, STMP2\_HH Command

These commands stamp on the entry indicated by the HHA register. The STMP\_HH command uses the data of the CPUINP register and the CPUMASK register. The STMP2\_HH command uses the data of the CPUINP2 register and the CPUMASK2 register.

The methods to indicate the segment to be stamped are different for both commands. The HFS<2:0> bits of the CPUHS register are used to specify the segment for the STMP\_HH command. The MEMHHA automatic increment method bits (HM<1:0>) of the CPUHS register must be set to "00" (no increment). The CG<2:0> bits of the CPUHS register are used to specify the segment for the STMP2\_HH command. In this case, the MEMHHA automatic increment method bits (HM<1:0>) of the CPUHS register do not need to be set to "00" (no increment).

The STMP\_HH and the STMP2\_HH commands don't support the segment automatic increment. If these commands are executed for more than one segment, the designation of the segment by the HFS<2:0> or the CG<2:0> bits is needed for each command execution. The automatic increment described in Section 8.6 can be used if these commands are executed for more than one entry.

### STMP\_HE, STMP2\_HE Command

These commands stamp on the entry indicated by the HEA register. The STMP\_HE command uses the data of the CPUINP register and the CPUMASK register. The STMP2\_HE command uses the data of the CPUINP2 register and the CPUMASK2 register.

The methods to indicate the segment to be stamped are different for both the STMP\_HH and the STMP2\_HH commands. The EFS<2:0> bits of the CPUHS register are used

to specify the segment for the STMP\_HE command. The MEMHEA automatic increment method bits (EM<1:0>) of the CPUHS register must be set to "00" (no increment). The CG<2:0> bits of the CPUHS register are used to specify the segment for the STMP2\_HE command. In this case, the MEMHEA automatic increment method bits (EM<1:0>) of the CPUHS register do not need to be set to "00" (no increment).

The STMP\_HE and the STMP2\_HE commands don't support the segment automatic increment. If these commands are executed for more than one segment, the designation of the segment by the EFS<2:0> or the CG<2:0> bits is needed for each command execution. The automatic increment described in Section 8.6 can be used if these commands are executed for more than one entry.

### Automatic SWIOP

The append commands (APPEND, APPEND\_NHE command) and stamp commands (STMP\_AR, STMP\_HH, STMP\_HE, STMP2\_AR, STMP2\_HH, STMP2\_HE command) have the function of automatic SWIOP, as described in Chapter 4. Using this function, the mode can be switched to the IOP mode without issuing the SWIOP command, and processing time can be reduced (when the SP/TP\_ is pulled down and the internal arbitration is used). This function is not needed when the SP/TP\_ is pulled up and the external arbitration is used, because the SWIOP itself is not needed in the case of the external arbitration.

If the APM bit (Automatic SWIOP for append command enable flag) in the CPUHS register is set to "1," the mode transition into the IOP mode occurs immediately after the execution of the APPEND or APPEND\_NHE commands. If the APM in the CPUHS register is set to "0," the automatic SWIOP is disabled and the mode transition does not occur.

If the STM bit (Automatic SWIOP for stamp command en-

able flag) in the CPUHS register is set to "1," the mode transition into the IOP mode occurs immediately after the execution of the STMP\_AR STMP\_HH, or STMP\_HE command. If the STM in the CPUHS register is set to "0," the automatic SWIOP is disabled, and the mode transition does not occur.

If the APPEND command is executed with automatic SWIOP enable, the mode is switched to the IOP mode without renewing the HEA register. Please be aware that the device may not work correctly after this operation. (It is recommended to use the APPEND\_NHE command if appending an entry when automatic SWIOP enable is executed.)

If the STMP\_HE command is executed with automatic SWIOP enable, the mode is also switched to the IOP mode without renewing the HEA register. It is important to recognize that the device may not work correctly after this operation. (It is recommended to use the STMP\_HE command with the HEA register automatic increment enable if the STMP\_HE command with automatic SWIOP enable is executed.)

When a command with automatic SWIOP enable is executed, the mode is changed and the IPBUSY\_/OPACT\_, OPBUSY\_/IPACT\_ are changed as the mode is changing. The IPBUSY\_/OPACT\_, OPBUSY\_/IPACT\_ output will be changed from the rising edge of the CE\_ signal. See Chapter 14 (AC characteristics) in detail.

## 9. Cascading

### 9.1 Device ID Registration

The AP can be cascaded to a maximum of 32 devices. A cascaded system can be treated as one device which has a larger table size. It is necessary to define the Device ID in the DEVID register in order to identify each device in the operation of a cascaded system. The procedure for registration of the Device ID is shown in Fig. 9.1.1.

In order to set the Device ID, the devices in a cascaded system must be moved into the DEVID sub-mode by the STR\_DEVID command. The STR\_DEVID command enables the user to apply read/write operations to the DEVID register of the highest (top) device in the cascaded system. The Device ID is set to the DI<4:0> of the register. After that, the Device ID of the next device can be set by the NXT\_PR command. The registration should be repeated down the chain until each device is given a unique Device ID by repeating these operations. If the STR\_DEVID command is executed among these operations, it returns to the status where by the DEVID of the highest (top) device can be read/written.

The Device ID must be a continuous number starting from the top device. The LD in the Last Device DEVID register must be set to "1." This bit indicates that the device has the lowest priority, and it is used to control the data outputs. The LD bits of all devices except the Last Device must be set to "0."

After the DEVID registers of all devices are set, the devices should be moved into the normal operation mode from the DEVID sub-mode by executing the END\_DEVID command. The devices must leave the DEVID sub-mode after all Device IDs are set, because the operations like Table Configuration, or search can't be executed correctly in the DEVID sub-mode. About 1 us waiting time is recommended to ensure that the PI\_ and PO\_ pins become stable.

The Device IDs of all devices are initialized to the same value "00000" after device reset. The operations described above, from the STR\_DEVID command to the END\_DEVID command, must be executed after device reset. If only one device is used, the Device ID registration is not necessary.

Don't register the Device ID in normal operation mode once the Device ID is set after device reset.

### 9.2 Priority



In a cascaded system, the data buses of the Input Port, the Output Port and the CPU port must be connected to all devices. As for the Input Port, the same data is written to all devices through ID<31:0> and the same IP sequence is executed. As for the Output Port, the output device is automatically determined in a cascaded system. As for the CPU port, the output device is automatically determined in the broadcast method and the device to be written is also automatically determined when the MEMHHA or the MEMHEA register is written in the broadcast method. The priorities are used for these controls. There are three priorities: hit priority, empty priority and DEVID priority. Priority controls work without adding any external logic, if the HI\_, HO\_, PI\_, PO\_, FLI\_, and FLO\_ are cascade-connected so that the priorities can be propagated.

#### (1) Hit Priority

In a cascaded system, the uppermost located device among all devices that have hit entries is defined as having hit priority. In reading out the HHA register and the MEMHHA register with the broadcast method, the device which has hit priority outputs the data. Hit priority is propagated through the HI\_ and HO\_ pins.

#### (2) Empty Priority

In a cascaded system, the uppermost located device among all devices that have empty entries is defined as having



\* LD bit,MSB of DEVID register,of the Last Device must be set to " 1 " .

\* 1 us waiting time must be taken after the END\_DEVID command.

Fig. 9.1.1 Device ID Registration

empty priority. In reading out the HEA register and the MEMHEA register with the broadcast method, the device which has empty priority outputs the data. Empty priority is propagated through the FLI\_ and FLO\_ pins.

### (3) DEVID Priority

DEVID priority specifies which device accepts the Device ID data in the DEVID sub-mode. DEVID priority is propagated through the PI\_ and PO\_ pins in the DEVID sub-mode. However, the PI\_ and PO\_ pins propagate multi-hit information in something other than the DEVID sub-mode.

The device located at the bottom of the cascaded chain must be known in order to perform internal control of the device. The LD bit in the DEVID register of the bottom device must be set to indicate that it is the "Last Device."

For example, the Last Device outputs the data of the HSTAT register when the HSTAT register is read by the broadcast method, because the Last Device stores the total hit information of the cascaded system. If there is no device having hit priority, the Last Device outputs the data of the HHA register in the broadcast method. The HV flag of the output data is "0" and that indicates that the HHA is invalid. The Last Device outputs the data when the registers containing devices that have the same data, such as the CNTL register and the IP/OP configuration register, are read by the broadcast method.

## 9.3 Cascade Connection

The pins must be connected as shown in Fig. 9.3.1 (a), (b) when multiple devices are cascaded, up to a maximum of 32 devices. The key data for search operations will be simultaneously input to all the devices by connecting the ID<31:0> of the Input Port. The OD<31:0> of the Output Port are also connected to each other. The hit priority device or the Last Device is selected as the output device according to the output data by internal control. There is no device select method for the Input Port and the Output

Port.

Input data for the CPU port will be applied to all the devices by connecting the DAT<15:0>. At data output, the device selected by the device select method or the device which has priority by the broadcast method is selected as the output device by internal control. If there is no device which has priority, the Last Device outputs the data.


The HI\_ and HO\_ pins propagate hit priority. The HO\_ pin of the upper device and the HI\_ pin of the lower device must be connected and the HI\_ pin of the top device must be set to the high level.

The PI\_ and PO\_ pins propagate signals which show whether the upper devices have multiple hits or not. However, these pins propagate the DEVID priority as shown in Section 9.2 in the DEVID sub-mode. The PI\_ pin of the top device must be set to the high level.

The FLI\_ and FLO\_ pins propagate empty priority. The FLO\_ pin of the upper device and the FLI\_ pin of the lower device must be connected and the FLI\_ pin of the top device must be set to the low level.

The outputs of the OPBUSY\_/IPACT\_ pins of all devices are changed at the same cycle because the same sequence is executed for all devices simultaneously in the IP sequence. As for the OP sequence, the outputs of the IPBUSY\_/OPACT\_ pins of all devices become low at the same cycle in the beginning of the sequence. The timing when the IPBUSY\_/OPACT\_ of each device becomes high is different because the output device is changed as the hit priority moves, if there are multi-hits and "ALL" output is set. The end of the OP sequence is the cycle when the IPBUSY\_/OPACT\_ of the Last Device becomes high. So the IPBUSY\_/OPACT\_ of the Last Device must be used to monitor the IPBUSY\_/OPACT\_ signal. The OPF bit of the DEVSTAT register must be read to confirm the status by reading the register.


The SH0\_ and SH1\_ pins output whether there is a hit or



(a) Signals of the Input and Output Port

Fig. 9.3.1 Cascade connection





(b) Signals of the CPU Port

Fig. 9.3.1 Cascade connection (cont'd)

not at each sequence number, which is defined in the SHASGN register in the IP sequence. If the sequence number defined in the SHASGN register is set to AND search, the result of AND search is output. The SH0\_ and SH1\_ pins are open-drain outputs. If these pins are wired through the cascaded devices, they indicate the sequence hit results as the system status.

The cascaded system can be considered as one CAM with a larger table capacity after the configuration for all devices done. Such system information as hit and empty priority are stored in the HSTAT and the ESTAT register of the Last Device. When these registers are read out by the broadcast method, the Last Device will output the information.

## 9.4 Input Port in a Cascaded System

### IP Sequence Configuration

The same IP sequence configuration (search key data format, segment number to be searched, mask setting) is set to all devices of a cascaded system. The data input to ID <31:0> of the IP port is formatted according to the configuration and used for search operations. The broadcast method is only available when the registers for IP sequence configuration are written and the same data is written to all devices. Whether correct data is written to each device or not can be confirmed by reading the registers in the device select method. The Last Device outputs data if these registers are read in the broadcast method.

### IP Search

The data to the Input Port is simultaneously input to all devices through ID<31:0>. All devices execute the same IP sequence when a WR pulse is input. The HO\_ pin of the Last Device outputs the search result whether there is a hit or not, and the PO\_ pin of the Last Device outputs whether there are multi-hits or not.

The timing when these signals become valid is different ac-

ording to the numbers of cascaded devices. Refer to Section 9.7 and Chapter 14 for the AC characteristics in a cascaded system. All devices start the IP sequence simultaneously and end simultaneously.

## 9.5 Output Port in a Cascaded System

The same OP sequence configuration is set to all devices of a cascaded system like the IP sequence configuration. The broadcast method is only available when the registers for the OP sequence configuration are written. Whether correct data is written to each device or not can be confirmed by reading the registers in the device select method. The Last Device outputs data if these registers are read in the broadcast method.

### OP Output

The output device is automatically selected with internal control. Table 9.5.1 shows which device outputs data in detail. As described in the Section 9.3, all devices start the OP sequence at the same time but there are some cases that each device ends the OP sequence at different time. The Last Device must be monitored to know the end of the OP sequence. This point should be considered when an operation to other ports is executed after the OP sequence end.

### HHA Automatic Output

The devices which have a hit output the HHA of the device regardless of hit priority when HHA automatic output is set in the IP sequence. If more than one device have a hit, collisions on the OD bus happens. As described in Section 6.5, the IP sequence number that HHA automatic output is enabled should be considered carefully to avoid the collisions.

## 9.6 CPU port in a Cascaded System

### Read/Write Registers

Read/write operations (including command execution) can be performed by both the broadcast method and the device select method.

This selection is defined in the DEVSEL register. The BR in the DEVSEL register must be set to "0" when the device select method is selected. The selected device can be specified by the DI<4:0> in the DEVSEL register. The BR must be set to "1" when the broadcast method is selected.

When data is written to a register, one of the following operations is executed according to the attribute of the register:

Write to all devices simultaneously  
Write to the device which has hit priority  
Write to the device which has empty priority

When data is read from a register, one of the following operations is executed according to the attribute of the register:

Read from the Last Device  
Read from the device which has hit priority  
Read from the device which has empty priority

The device to be accessed is selected automatically by internal control.

The device select method is invalid and data is written to all devices when the data is written to the register which must have common data for all devices. Some registers must be

Table 9.5.1 Data output device in the OP sequence

Output register name	Hit in system	No hit in system
CMP register	Device with hit priority	Last Device
HSTAT register	Last Device	Last Device
HHA register	Device with hit priority	Last Device *2
MEMHHA register	Device with hit priority	Last Device *2
HHA&MEMHHA register	Device with hit priority	Last Device *2

\*1 If the mixed output mode with the HSTAT register is specified, bits of the HSTAT register are output from the last device.

\*2 If the HV bit (HHA valid flag) becomes "0" (invalid), output of the HHA register is invalid. The HHA register outputs invalid data.

accessed in the device select method. Refer to Table 13.4 in Chapter 13 for access availability in the broadcast method/device select method of each register and the device accessed in the broadcast method.

**Table Configuration**

Table configuration must be common to all devices in a cascaded system. It is recommended to write TC data in the broadcast method when the TC data is written to the MEMAR register in the TC sub-mode. The MEMAR register should be accessed in the device select method except for the Table Configuration.

**Readout of Search results**

The search results are stored in three registers, the HHA register, the MEMHHA register, and the HSTAT register in CPU search, and stored in five registers, which include the above three registers, the CMP register and the SH registers in IP search. When the search results are read through the CPU port, the broadcast method is normally used.

When these registers are read in the broadcast method, as for the HHA and the MEMHHA registers, the device with hit priority automatically outputs the data. As for the CMP register, the Last Device outputs the data because all devices store the same data. As for the HSTAT register, the

Last Device outputs the data to indicate the hit/multi hit information of a whole cascade system. As for the SH register, the register can be read in the device select method because the SH register of each device stores its own search results in every IP sequence number.

The HHA register, the MEMHHA register, and the HSTAT register can be accessed in the device select method to read each device's own information.

Some time is needed to propagate hit information and determine hit priority according to the number of cascaded devices. Propagation delay in the cascaded system must be considered when the HHA register, the MEMHHA register or the HSTAT register is accessed after a search operation. In the next section, a discussion of detailed timing in a cascaded system is shown.

**Command Execution**

When a command is executed in a cascaded system, the command should be executed by the broadcast method. In this case, the device to which the command execution applies is automatically decided internally. It is not necessary to specify each device.

It is possible to execute commands at a specified device, but the changes in the device to which commands are ex-




Fig. 9.6.1 Priority decision timing in a cascaded system

Table 9.7.1 Relations between operation which changes priority and operation which needs priority determination

Pulse 1	Operation which changes priority		Pulse 2	Operation which needs Priority determination	Pins to consider
<b>Hit priority propagation</b>					
WR	Search	⇒	RD_	OP output	HI_, HO_, PI_, PO_
RD_	OP output		CE_	Register Read/Write · HHA register · MEMHHA register · MEMHHA_AT register · HSTAT register * 1	HI_, HO_, (PI_, PO_)
CE_	Register Read/Write · HHA register automatic increment · MEMHHA register entry automatic increment		Command · SRCH command · SRCH2 command · GEN_HIT command · NXT_HH command · STMP_HH command HHA automatic increment · STMP2_HH command HHA automatic increment · SRST command (RST_pulse)	Command · PRG_HH command · NXT_HH command · STMP_HH command · STMP2_HH command	
				* 1 In the operations through the CPU port, only the HSTAT register operation must consider PI_, PO_ instead of HI_, HO_. For WR ⇒ WR, RD_ ⇒ WR and CE_ ⇒ WR, the timing design is the same as single device and no special timing consideration is needed.	
<b>Empty priority propagation</b>					
CE_	Register Read/Write · HEA register automatic increment · MEMHEA register entry automatic increment	⇒	CE_	Register Read/Write · HEA register · MEMHEA register · MEMHEA_AT register · ESTAT register	FLI_, FLO_
	Command · GEN_FL command · NXT_HE command · STMP_HE command HEA automatic increment · STMP2_HE command HEA automatic increment · APPEND_NHE command · SRST command (RST_pulse)		Command · APPEND command · APPEND_NHE command · NXT_HE command · STMP_HE command · STMP2_HE command		
				WR and RD_ pulse have no relation to the empty priority changing and determination.	
<b>DEVID priority propagation * 2</b>					
No special timing consideration					
* 2 PI_, PO_ propagates the DEVID priority when the mode is the DEVID sub mode after the STR_DEVID command execution. PI_, PO_ propagates multi-hit information when the DEVID mode ends after the DEVID_END command execution. 1 μs waiting time must be taken after the DEVID_END command to await the status of PI_, PO_ being stable.					

ecuted will propagate to other devices. It must therefore be noted that the system-level information such as status and flags may change. Chapter 12 shows the detailed command executable conditions.

## 9.7 AC Characteristics in a Cascaded System

This device can automatically perform its internal control function by using respective priority signals. After priority changes by some action, the next operation which needs priority determination must wait a certain time according to the number of cascaded devices.

As shown in Fig. 9.7.1, the total time required between pulse 1 and pulse 2 for priority determination amounts to  $(t1 + t2 + t3)$ . Here,  $t1$ ,  $t2$ , and  $t3$  are defined as follows:

- t1: delay time from pulse 1 to the priority signal in the top device
- t2: delay time of priority signal from the top device to the Last Device
- t3: setup time of the priority signal to pulse 2 of the Last Device

Table 9.7.1 shows the relationship between pulse 1 (the operation which causes a priority change) and pulse 2 (the operation which requires a priority decision).

The operation which causes a hit priority change is either search operation (IP search, CPU search), or the incrementation of the HHA register. The increment action of the HHA includes the incrementation caused by the automatic increment function described in Section 8.6. The hit priority also changes when the search result is read through the Output Port.

The operation which requires a hit priority decision is the operation which refers to the HHA register. Such operation includes the register access/command execution through the CPU port, and reading search results through the Output Port.

As for reading the HSTAT register through the CPU port and reading search results through the Output Port (OP sequence), they need not only the determination of hit priority but also the determination of multi-hit information. The hit priority is propagated with the HI\_ and the HO\_ pins and the multi-hit information is propagated with the PI\_ and the PO\_ pins.

The operation which causes an empty priority change is the operation that the HEA register changes, which is the GEN\_FL command and incrementation of the HEA register. The increment action of the HEA includes the incrementation caused by the automatic increment function described in Section 8.6.

The operation which requires an empty priority decision is the operation which refers to the HEA register. Such operation includes the register access/command execution through the CPU port. There is no need to wait for the empty priority decision for the access through the Input Port and the Output Port.

Timing design considering priority propagation, as described above, is necessary.

Some examples are shown below to explain the timing design of cascaded systems.

### Example 1: WR → WR

The time difference rule between a WR pulse and the next WR pulse in a cascaded system is the same as the rule in single device (Min. cycle 80 ns), because the IP search is executed simultaneously at all devices. The HO\_ and PO\_ pins of the Last Device must be monitored to know the search results of the whole cascaded system caused by a WR pulse. The time from the WR pulse to a valid HO\_, PO\_ output will be longer in proportion to the number of cascaded devices increasing. In the cycle to monitor the HO\_ and PO\_ pins, there needs to be enough time to the next WR pulse.




Fig. 9.7.2 Example of timing design in a cascaded system (WR → RD<sub>-</sub>)

**Example 2: WR → RD\_**

The example of the timing design, when the search results are output through the Output Port after IP search, is shown in Fig. 9.7.2. To simplify the example, the line delay time between devices is supposed to be constant  $\Delta t$ .

The HO\_ and PO\_ pins will be changed after the IP search caused by a WR pulse. The HO\_, PO\_ output of each device will be valid 70 ns, 100 ns after. The time from the HO\_, PO\_ valid output of one device to the HO\_, PO\_ valid output of the next device is  $(20 \text{ ns} + \Delta t)$ , considering 20 ns internal delay time from the HI\_, PI\_ input to HO\_, PO\_ output. The total delay time until the HI\_, PI\_ input of the Last Device is determined is  $(70 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2))$ ,  $(100 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2))$  respectively. The setup time of the HI\_, PI\_ input to the RD\_ pulse is 10 ns. Finally,  $(100 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2) + 10 \text{ ns})$  must be taken from the WR pulse to the RD\_ pulse because the total delay time of the PO\_ output is longer than that of the HO\_. The HO\_, PO\_ output of the Last Device are valid at  $(70 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2))$ ,  $(100 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-1))$  after the WR pulse.

**Example 3: RD\_ → RD\_**

The HO\_ and PO\_ pins will be changed also after the RD\_ pulse in the OP sequence.  $(100 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2) + 10 \text{ ns})$  must be taken from the RD\_ pulse to the RD\_ pulse because the total delay time of the PO\_ output is longer than that of the HO\_, in the same way as example 2.

**Example 4: WR → CE\_**

The hit priority must be determined to read the HHA register. In Fig. 9.7.3 (a), the HI\_ setup time to CE\_ (10 ns) is needed and the delay time of the HI\_ and HO\_ must be considered for the timing design. The time from the WR pulse to the CE\_ pulse to read the HHA register is  $(70 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2) + 10 \text{ ns})$ .

The PI\_ setup time to CE\_ (10 ns) is also needed to read

the HSTAT register, not only the HI\_ setup time. The delay time of the PI\_ and PO\_ must be considered for the timing design. The time from the WR pulse to the CE\_ pulse to read the HSTAT register is  $(100 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2) + 10 \text{ ns})$ .

There are various actions caused by a CE\_ pulse, and all of them don't need to determine the hit priority. When the register which is not related to the IP search and the search results output is set, the CE\_ pulse can be applied before the timing described above.

**Example 5: CE\_ → CE\_**

The timing design between one CE\_ pulse to the next CE\_ pulse, considering the propagation of the empty priority, will be explained using example of Fig. 9.7.4. The FLO\_ output will be changed by the GEN\_FL command. It takes 70 ns to determine the FLO\_ output in each device. The time from the FLO\_ valid output of one device to the FLO\_ valid output of the next device is  $(20 \text{ ns} + \Delta t)$ , considering a 20 ns internal delay time from the FLI\_ input to the FLO\_ output. The total delay times until the FLI\_ input of the Last Device is determined is  $(70 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-1))$ . The setup time of the FLI\_ input to CE\_ pulse to read the HEA register is 10 ns.  $(70 \text{ ns} + \Delta t * (m-1) + 20 \text{ ns} * (m-2) + 10 \text{ ns})$  must be taken from the GEN\_FL command to the HEA register read.

There are various actions caused by a CE\_ pulse and all of them don't need to determine the empty priority. The timing design that the priority determination considers can be easily done by inserting dummy cycles like the NOP command,



if the cycle time of the CE\_ is short (Min. 80 ns).

Detailed AC characteristics are shown in Chapter 14.

## **9.8 Single Device Operation**

A device reset automatically sets the Device ID to "00000" and the LD to meaning the Last Device. Therefore, it is not necessary to set the Device ID by using the DEVID sub-mode in the case of single device operation. The HI\_ and PI\_ must be pulled up and the FLI\_ must be pulled down with the single device.

The device acts as one with hit/empty priority, if there is any hit/empty entry in the device. On the other hand, it acts as the Last Device if there is no hit/empty entry in the device. Therefore, the behavior is the same in the broadcast method as in the device select method, but some commands must be executed in the device select method according to the condition of Table 12.2, and some registers must be accessed in the device select method according to the condition of Table 13.4, even in this case.




Fig. 9.7.3 Example of timing design in a cascaded system ( $WR \rightarrow CE\_$ )




Fig. 9.7.4 Example of timing design in a cascaded system ( $CE\_ \rightarrow CE\_$ )

## 10. Initialization

There are two types of initialization for this device: Device reset for device initialization, and Sequence pointer reset for sequence pointer initialization.

Device Reset must be done after the power is on. Sequence pointer reset initializes the IP sequence pointer, the OP sequence pointer and the OP sub-sequence pointer. Note that the Device reset does not contain the function of the Sequence pointer reset.

### Device Reset

Device reset is performed by a low pulse to the RST\_ pin or by an SRST command . Device reset executes the following initialization:

- Initializes Device ID \*1
- Erases TC data \*2
- Initializes registers \*3
- Sets Empty Bits of all entries  
(all entries are empty)
- Resets Hit Fags and Access Bits of all entries
- HO\_ = "High" (no hit)
- PO\_ = "Unknown" \*4
- FLO\_ = "Unknown" \*5
- SH0\_, SH1\_ = "High impedance" (no hit)
- Selects CPU mode  
(SP/TP\_ pull down)
- IPBUSY/OPACT\_ = "Low",  
OPBUSY\_/IPACT\_ = "Low"  
(SP/TP\_ pull down)
- IPBUSY/OPACT\_ = "High",  
OPBUSY\_/IPACT\_ = "High"  
(SP/TP\_ pull up)
- Initializes toggle control of endian \*6
- Initializes segment counters for MEMHHA,  
MHMHEA register access  
(segment number becomes "0")

- \*1 Device IDs must be registered when devices are cascaded.
- \*2 Table configuration must be executed after Device reset.
- \*3 The initial values of registers are shown in Chapter 13.
- \*4 The state of PO\_ is unknown until a search operation is executed.
- \*5 The state of FLO\_ is unknown until a GEN\_FL command is executed.
- \*6 Endian is on and the toggle pointer points to the H side.

### Sequence Pointer Reset

Sequence pointer reset is performed by a low pulse to the SQRST\_ pin or by an SSQRST command. Sequence pointer reset executes the following initialization:

- Initializes IP sequence pointer \*1
  - Initializes OP sequence pointer  
and OP sub-sequence pointer \*2
  - SH0\_, SH1\_ = "High impedance" (no hit)
  - SH register = "00000000"
  - Interrupts IP sequence/OP sequence \*3
- \*1 The configuration of the IP sequence is not changed. At this time, the active channel and the start sequence number i are read. (See Chapter 6)
  - \*2 The configuration of the OP sequence is not changed. At this time, the active channel and the start sequence number/start sub-sequence number i are read. (See Chapter 7)
  - \*3 When the IP sequence/OP sequence is in progress

## 11. Examples

Some examples will be shown in this chapter.

### Example: 1 Typical Operation Flow

Fig 11.1 shows the typical operation flow, from the initialization after the power is on, to the Table Configuration, the operations through the Input/Output Port. In this example, the entry is 64 bits in width (2 segments), which consists of two parts, one is a 48-bit width search data area and the other is a 16-bit width attribute data area which is output after hit. The SP/TP\_ is pulled down and internal automatic control is used.

Simple IP/OP sequences are used in this example. A 48-bit search is executed in 2 steps in the IP sequence, consisting of a 32-bit search in the first step and a 16-bit search in the second step. The OP sequence is one step to read the 16-bit attribute data of the hit entry. It is suggested that if multi-hit doesn't happen in this example, the MEMHHA output in the OP sequence is set to "ONE".

Data is written to the table by using the automatic increment function of the MEMHEA register. It is also possible to write the data by using the MEMAR register with a specifying CAM address.

The SWIOP command is executed before operations through the Input/Output Port, and a sequence pointer reset is executed. If there is a hit after the IP sequence execution, then the attribute data for the hit entry is output in the OP sequence. Another sequence pointer reset is needed to restart the IP sequence. If it is needed to rewrite the table data, write operations are executed suitably through the CPU Port. (The CPU interrupt command is executed, if necessary.) If there is no hit after the IP sequence execution, the operations through the CPU Port such like the append command are executed when necessary.

If the SP/TP\_ pin is pulled up to select the external arbitra-

tion, there is no need to use the SWIOP command or the CPU interrupt command. But the external arbitration is needed to avoid the conflict of the operations from the ports.

### Example: 2 Register Search Key Data of Mishit (Append)

Fig. 11.2 shows the example of the append operation routine. The append operation is that the search key data is registered to the table when the search result is mishit. It is used for the source address learning of the bridge/hub. The entry configuration of this example is the same of Fig. 11.1.

An additional entry is registered by the operations thorough the CPU Port when the search result is mishit. The search key data is copied to the entry pointed by the HEA register at the end of the search, as described in Chapter 8. The 16-bit width attribute data is written to the table by writing to the MEMHEA register with endian off. Only one cycle is consumed for this operation.

After that, the APPEND command makes this entry valid. If the segment numbers 0/1 are reversed, the entry is valid at writing to the MEMHEA register and the APPEND command can be omitted. Because the attribute data is written to the head segment (segment number 0). Then the GEN\_FL command should be executed. If the APPEND\_NHE command is used to substitute the APPEND command, the GEN\_FL command is not needed.

If the SP/TP\_ pin is pulled up to select the external arbitration, these operations do not need the mode transition.




Fig. 11.1 Example of typical operation flow




Fig. 11.1 Example of typical operation flow (cont'd)




Fig. 11.2 Example of registering search key data of a missed hit (Append)



### **Example 3: Table Aging with the Access Bit**

Table aging is the table management system based on the information whether the entry has been manipulated recently or the entry has not been manipulated for long time. There are various ways to achieve table aging. In Fig. 11.3, an example of simple aging with the Access Bit is shown.

The Access Bit stores the history of the hit. If an entry has no hit for a certain time, the Access Bit of the entry is not set. The entries which have no hit for a certain time can be purged all at once by the PRG\_NAC command. One of the simplest aging can be done by using the bi-level information whether there is a hit or not for a certain time.

There is a case that the entry which doesn't have a hit for a certain time is made to stay (not to purge). This entry is called permanent entry or static entry. Permanent bit, 1-bit flag, is prepared in the data area of an entry. This flag is set to "1" for the permanent entries, "0" for other entries.

Consider the situation that the hit history of searches in a certain period is stored to the Access Bit as in Fig. 11.3 (a). When the entry which doesn't have a hit in the period (the Access Bit is "0") is purged, the permanent entries can be protected from purging by the following procedure:

First, the SRCH command is executed to make hits to the entries where the permanent bit is "0". In this example, the SRCH command is used. The SRCH2 command, using the CPUINP2 and the CPUMASK2 registers, also can be used instead of the SRCH command. After the SRCH command execution, the entries achieve the status shown in Fig. 11.3 (b). There are three entries, entry numbers 2, 4, and 6, where the Access Bit is "0" and the Hit Flag is "1".

These three entries will be purged if the PRG\_NACWH command is executed in this situation. The permanent entries will not be purged because the Hit Flag of the permanent entry is "0". The Access Bit of the entry number 0 and 1 is "0," but they are not purged and stayed in the table.

Besides, the Access Bits of all entries other than the permanent entries are cleared when the PRG\_NACWH command is executed. The GEN\_FL command and the GEN\_HIT command must be executed after the purge.

The Access Bit is not set for the entry which is newly registered in the period by the APPEND command or other commands. It is difficult to set the Access Bit of the entry which is registered just before the purge time by a hit occurrence. The entry is very like to be purged. To avoid this situation, it is recommended to write "1" to the Access Bit by using the AT registers when the entry is newly registered.






Fig. 11.3 Example of table aging with Access Bit



The entry of Access Bit = 0 and Hit Flag = 1 is purged, and the Access Bit of the entry of Hit Flag = 1 is cleared simultaneously.

(b) Status just after PRG\_NACWH command execution



The Empty Bit of each is recognized again and the Hit Flags of entry numbers 2 and 4 are reset.

(c) Status after GEN\_HIT command

Fig. 11.3 Example of table aging with Access Bit (cont'd)

#### Example 4 : Table Aging with Time Stamp

The table aging with the Access Bit, described in Example 3, uses the information whether there is a hit or not in the period to determine the entries to purge. It cannot distinguish a recently hit entry from an entry which was hit some time ago. The table aging with time stamp can distinguish the hit entries in detail by using the information of hit time.

Time stamping is done to record the time when the entry is hit or registered for each entry. The desired width of the time stamp data area needs to be made in the entry data area to execute the table management with the time stamp as shown in Fig. 11.4. If the width of the time stamp area is wider, more detailed aging can be executed. The hit time is written to this area for the hit entry and the registered time is written for the appended entry by the stamp commands.

Fig. 11.3 (a). shows the stamp procedure for the hit entry and the stamp procedure for the appended entry. The STMP2\_HH command is used for the hit entry and the STMP2\_HE command is used for the appended entry, in order to stamp. The segment number to be stamped, segment number 1 in this example, is written to the CPUSRS2 register and the mask data to mask the area, except the time stamp data area is written to the CPUMASK2 register before stamping. The time data to stamp is written to the CPUINP2 register and the register is rewritten periodically through the CPU Port. The time data stored in the CPUINP2 register is written to the entry when the stamp commands (STMP2\_HH, STMP2\_HE) are executed.

Fig. 11.3 (b). shows the procedure to purge old data and renew the table. In this example, "T1" is the oldest time value and the entry which has time stamp data "T1" is purged. The entry stamped "T1" is picked up by the SRCH command. The Access Bits of all "T1" stamped entries are set by setting the Access Bit in the SRCH command. When using the table management with stamp, the Access Bit is not set in normal search operation and the Access Bit is only set in the CPU search to pick up the


entry to be purged.

After that, the PRG\_AC command is executed to purge all "T1" stamped entries. The entries of one time stamp (for example "T0") and the entries of another time stamp (for example "T1") can be purged at once easily by changing the data of the CPUMASK register at the SRCH command execution.

The permanent entry, described in Example 3, can also be supported easily by considering the permanent bit at the SRCH command execution.

In this example, the STMP2\_HH command and the STMP2\_HE command are used to stamp, but the STMP\_HH command and the STMP\_HE command can also be used. The SRCH2 command can be used for the CPU search in the purge procedure. When using these commands, care must be taken to use the correct register set. The operation must be sure that the way to specify the segment number to stamp of the STMP\_HH command and the STMP\_HE command is different from the way of the STMP2\_HH command and the STMP2\_HE command. A detailed command description is shown in Chapter 8 and Chapter 12.

In the stamp procedure shown in Fig. 11.4 (a), and the purge procedure shown in Fig. 11.4 (b), the mode transition commands like the SWCPUP command and the SWIOP command are only needed when the SP/TP\_ pin is pulled down and the internal arbitration is used.



\*1 The append command is not needed when segment number 0 is in the stamp data area. In addition, the GEN\_FL command and the SWIOP command are not needed when the STMP2\_HE command with automatic increment enable and automatic SWIOP enable is executed during that time.

(a) Stamp procedure

Fig. 11.4 Example of table aging with time stamp




Fig. 11.4 Example of table aging with time stamp (cont'd)

## 12. Command Descriptions

register. Table 12.1 shows the command names, operation codes, functions and descriptions.

### 12.1 Command Functions

The condition for command execution is different for each command. When the SP/TP\_ pin is pulled down and the internal arbitration is used, some commands can be executed only in the CPU mode. Basically, commands are

All commands are executed by writing data into the COM

Table 12.1 Command table

Command Group	Command name (OP-code)	Function	Description
Reset	SRST (00H)	Software Reset	Executes Device reset. The function of this command is the same as a low pulse input to the RST_ pin.
	SSQRST (01H)	Sequence pointer Reset	Initializes the IP sequence pointer, but the contents for the IP configuration are unchanged. The function of this command is the same as a low pulse input to the SQRST_ pin.
Configuration	STR_DEVID (20H)	DEVID sub-mode start	Switches the device to DEVID sub-mode in order to set up the Device ID.
	END_DEVID (21H)	DEVID sub-mode end	Ends the DEVID sub-mode.
	NXT_PR (22H)	Shift DEVID Priority	Shifts the DEVID priority to the next device in the DEVID sub-mode.
	STR_TC (23H)	TC sub-mode start	Switches the device to the TC sub-mode in order to execute table configuration.
	END_TC (24H)	TC sub-mode end	Ends the TC sub-mode.
Mode change *1	SWCPUP (40H)	Switch to the CPU mode	Requests an interruption from the CPU Port. If the device is in the IOP mode, the SWCPUP command switches the device to the CPU mode immediately. If the device is in the IP mode or the OP mode, the mode is switched after the end of the IP sequence or OP sequence.
	SWCPUP_IM (41H)	Quick switch to the CPU mode	Requests an interruption from the CPU Port. If the device is in the IOP mode, the SWCPUP_IM command switches the device to the CPU mode immediately. If the device is in the IP mode or the OP mode, the mode is switched at the end of the next cycle without waiting for the sequence to end. See Chapter 14 for detailed timing.
	SWCPUP_SQE (43H)	Switch to the CPU mode at sequence end	Requests an interruption from the CPU Port. If the device is in the IP, OP or IOP modes, the SWCPUP_SQE command switches the device to the CPU mode after the end of the IP sequence or the OP sequence. The function of this command is different from the SWCPUP command only when executed in the IOP mode. If the device is in the IOP mode, the interruption request is reserved and the mode is switched after the end of the IP sequence or the OP sequence.
	SWIOP (42H)	Switch to the IOP mode	Switches the device to the IOP mode.

executed with the broadcast method in a cascaded system, shown in Table 12.2.  
but some commands must be executed with the device select method. The conditions for command execution are

Table 12.1 Command table (cont'd)

Command Group	Command name (OP-code)	Function	Description
CAM table control	SRST (60H)	CPUsearch	Issues the search operation command from the CPU Port. It is necessary to set the key data, the segment number and the mask pattern for each search operation. This command uses CPUINP, CPUMASK, CPUSRS registers for these settings.
	SRCH2 (76H)	CPUsearch	Issues the search operation command from the CPU Port. It is necessary to set the key data, the segment number and the mask pattern for each search operation. This command uses CPUINP, CPUMASK, CPUSRS registers for these settings.
	PRG_AL *2, 3 (61H)	Purge all entries in the CAM table	Purges all entries in the CAM table. All empty bits are set and all Access Bits are cleared.
	PRG_NAC *2, 3 (62H)	Purge all "no Access Bit set" entries	Purges all entries whose Access Bits are not set (no hit career). The Empty Bits of purged entries are set and the Access Bits of all entries are cleared.
	PRG_AC *2, 3 (63H)	Purge all "Access Bit set" entries	Purges all entries whose Access Bits are set (hit career). The Empty Bits of purged entries are set and the Access Bits of all entries are cleared.
	PRG_HH *2, 3 (64H)	Purge entry indicated by the HHA register	Sets the empty bit of the entry indicated by the HHA register to purge. The Access Bit of the entry is cleared.
	PRG_AR *2, 3 (65H)	Purge entry indicated by the AR register	Sets the empty bit of the entry indicated by the AR register to purge. The entry address (CAM address of the headsegment) of the entry to be purged should be written to the AR register. The Access Bit of the entry is cleared.
	RST_AC (66H)	Clear all Access Bits	Clears all Access Bits.
	PRG_NACWH (74H) *2, 3	Purge all "no Access Bit set" and "Hit Flag set" entries	Purges all entries whose Access Bits are not set (no hit career) and Hit Flags are set in last search. The Empty Bits of purged entries are set and the Access Bits of all entries are cleared.
	PRG_ACWH (73H) *2, 3	Purge all "Access Bit set" and "Hit Flag set" entries	Purges all entries whose Access Bits are set (hit career) and Hit Flags are set in last search. The Empty Bits of purged entries are set and the Access Bits of all entries are cleared.
	RST_ACWH (75H)	Clear all Access Bits of "Hit Flag set" entries	Clears all Access Bits of the entries whose Hit Flags are set in last search.



Table 12.1 Command table (cont'd)

Command Group	Command name (OP-code)	Function	Description
CAM table control	NXT_HH (67H)	Renew the HHA register	Makes the HHA register store the entry address with the next hit priority. The content of the HSTAT register and the status of the HO_andPO_pins are also changed. This command is used for reading out the information of all hit entries.
	GEN_HIT (68H)	Return the HHA register	Returns HHA register to the state immediately after the search operation. The content of HATAT register and the status of HO_andPO_pins are also changed.
	NXT_HE (69H)	Return the HHA register	Makes HEA register store entry address with next hit priority. The content of ESTAT register and the status of FLO_pins are also changed.
	GEN_FL (68H)	Confirm the HEA register	Confirms the empty state the of CAM table. Makes the HEA register store the entry address with the highest empty priority. The content of the ESTAT register and the status of the FLO_pin are also changed.
	APPEND *2, 4 (6CH)	Add search key data to the table	Adds used key data in the empty entry of the CAM table indicated by the HEA register
	APPEND_NHE (6EH) *2, 4	Add search key data to the table and renew the HEA register	Adds used key data in the empty entry of the CAM table designated by the HEA register and renews the HEA register. The content of the ESTAT register and status of the FLO_pin are also changed. This command contains both functions of the APPEND command and the NXT_HE command.
	RESTORE *2 (6DH)	Restore entry	Resets the empty bit of the entry designated by the AR register to " valid. " The desired entry address (CAM address of the head segment) should be set in the AR register. This command is used to make a purged entry valid again.
	STMP_AR *5 (70H)	Stamp entry indicated by the AR register	Moves the 32-bit data in the CPUINP register into the segment of the entry indicated by the AR register. Masked bits defined by the CPUMASK register are not changed.
	STMP2_AR *5 (77H)	Stamp entry indicated by the AR register	Moves the 32-bit data in the CPUINP2 register into the segment of the entry indicated by the AR register. Masked bits defined by the CPUMASK2 register are not changed.

Table 12.1 Command table (cont'd)

Command Group	Command name (OP-code)	Function	Description
CAM table control	STMP_HH*5, 6 (71H)	Stamp entry indicated by the HHA register	Moves the 32-bit data in the CPUINP register into the entry indicated by the HHA register. The segment to be stamped is indicated by the CPUHS register. The method of automatic increment access to the MEMHHA register should be set as " No Increment. " Masked bits defined by the CPUMASK register are not changed.
	STMP2_HH*5, 6 (78H)	Stamp entry indicated by the HHA register	Moves the 32-bit data in the CPUINP2 register into the entry indicated by the HHA register. The segment to be stamped is indicated by the CPUSRS2 register. Masked bits defined by the CPUMASK2 register are not changed.
	STMP_HE*5, 7 (72H)	Stamp entry indicated by the HEA register	Moves the 32-bit data in the CPUINP register into the entry indicated by the HEA register. The segment to be stamped is indicated by the CPUHS register. The method of automatic increment access to the MEMHEA register should be set as " No Increment. " Masked bits defined by the CPUMASK register are not changed. This command is used to stamp the entry newly-added by the APPEND command.
	STMP2_HE*5, 7 (79H)	Stamp entry indicated by the HEA register	Moves the 32-bit data in the CPUINP register into the entry indicated by the HEA register. The segment to be stamped is indicated by the CPUSRS2 register. Masked bits defined by the CPUMASK2 register are not changed. This command is used to stamp the entry newly-added by the APPEND command.
Other	NOP (80H)	No operation	Executes no operation. This command is used to adjust the timing to the host processor.

\*1 When the SP/TP\_ pin is pulled up and the external arbitration is used, these commands are not needed.

\*2 The status of the HEA register and the ESTAT register and the state of the FLO\_ pin are not correct after the execution of this command. It is necessary to update their status by using the GEN\_FL command.

\*3 The status of the HHA register and the HSTAT register and the state of the HO\_ pin are not correct after the execution of this command. It is necessary to update their status by using the GEN\_HIT command.

\*4 The device moves into the IOP mode after this command when the APM bit in the CPUHS register is set to "1" and the command is executed (in the case of internal arbitration).

\*5 The device moves into the IOP mode after this command when the STM bit in the CPUHS register is set to "1" and the command is executed (in the case of internal arbitration).

\*6 The HHA register is renewed when the SHI bit in the CPUHS register is set to "1" and the command is executed.

\*7 The HEA register is renewed when the SEI bit in the

## 12. 2 Conditions for Executing Commands

Table 12.2 Command executable conditions

Command	Device selection		Mode when internal arbitration (SP/TP_ <sub>Low</sub> ) is used.	
	Broadcast *1	Device select	Executable mode	After execution
SRST	○	△*2	—	CPU
SSQRST	○	△*2	—	IOP(CPU) *3
STR_DEVID	○	△*2	CPU(DEVID)	DEVID
END_DEVID	○	△*2	DEVID	CPU
NXT_PR	○	△*2	DEVID	unchanged
STR_TC	○	△*2	CPU	TC
END_TC	○	△*2	TC	CPU
SWCPUP	○	△*2	—	CPU *4
SWCPUP_IM	○	△*2	—	CPU *4
SWCPUP_SQE	○	△*2	—	CPU *4
SWIOP	○	△*2	CPU	IOP
SRCH	○	○	CPU	unchanged
SRCH2	○	○	CPU	unchanged
PRG_AL	○	○	CPU	unchanged
PRG_NAC	○	○	CPU	unchanged
PRG_AC	○	○	CPU	unchanged
PRG_HH	○*5	○*6	CPU	unchanged
PRG_AR	×	○	CPU	unchanged
RST_AC	○	○	CPU	unchanged
PRG_NACWH	○	○	CPU	unchanged
PRG_ACWH	○	○	CPU	unchanged
RST_ACWH	○	○	CPU	unchanged
NXT_HH	○*5	○*6	CPU	unchanged
GEN_HIT	○	○	CPU	unchanged
NXT_HE	○*7	○*8	CPU	unchanged
GEN_FL	○	○	CPU	unchanged
APPEND	○*7	○*8	CPU	unchanged (IOP)*9, 10
APPEND_NHE	○*7	○*8	CPU	unchanged (IOP)*9
RESTORE	×	○	CPU	unchanged
STMP_AR	×	○	CPU	unchanged (IOP)*9
STMP2_AR	×	○	CPU	unchanged (IOP)*9
STMP_HH	○*5	○*6	CPU	unchanged (IOP)*9
STMP2_HH	○*5	○*6	CPU	unchanged (IOP)*9
STMP_HE	○*7	○*8	CPU	unchanged (IOP)*9, 11
STMP2_HE	○*7	○*8	CPU	unchanged (IOP)*9, 11
NOP	○	○	—	unchanged

— : any mode

○ : executable

△ : executable  
(device not selectable)

× : not executable

CPUHS register is set to "1" and the command is executed. register to "1."

\*1 All commands except PRG\_HH, PRG\_AR, NXT\_HH, NXT\_HE, APPEND, APPEND\_NHE, RESTORE, STMP\_AR, STMP2\_AR, STMP\_HH, STMP2\_HH, STMP\_HE, STMP2\_HE are executed for all devices.

\*2 The command is executed for all devices (a device cannot be selected).

\*3 The device is switched to the IOP mode when the command is executed in the IP mode or OP mode. But, the mode is not changed when the command is executed in the CPU mode.

\*4 See Table 12.1 and Chapter 14 "AC characteristics" for the timing switch to the CPU mode.

\*5 Only the device with hit priority accepts the command. (The command is not executed when there is no device with hit priority.)

\*6 The command is not executed when the selected device doesn't have hit entry.

\*7 Only the device with empty priority accepts the command. (The command is not executed when there is no device with empty priority.)

\*8 The command is not executed when the selected device doesn't have an empty entry.

\*9 If the automatic SWIOP is enabled, the device is switched to the IOP mode after the command is executed.

\*10 When the automatic SWIOP is enabled and appending an entry, the APPEND\_NHE command is recommended.

\*11 When the automatic SWIOP is enabled and either the STMP\_HE command, or the STMP2\_HE command is executed, the automatic increment of the HEA register should also be enabled by setting the SEI bit in the HEA

## 13. Register Descriptions

### 13.1 Overview

Registers of the device are classified into six functional groups (Command Register Group, Control Status Register group, Memory R/W Register Group, Configuration Register Group, CPU Search Register Group, Table Status Register Group). An overview of each register group is presented below.

#### (1) Command Register Group

This group has only one register, the COM register, which is used to execute commands by writing the OP-code (See Chapter 12).

#### (2) Control Register Group

This group has three registers, the CNTL, the DEVID, and the DEVSTAT registers. The CNTL register specifies the condition of the operation of the AP, such as the endian and the Input Port bus width. The DEVID register is used to store the Device ID in a cascaded system. The DEVSTAT register is used to output the device status.

#### (3) Memory R/W Register Group

This group has nine registers: DEVSEL, AR, MEMAR, MEMHHA, MEMHEA, CPUHS, MEMAR\_AT, MEMHHA\_AT, and MEMHEA\_AT registers. The DEVSEL register is used to select the device in a cascaded system. The AR register is used to specify the absolute address used for the Read/Write operation of the MEMAR register. The MEMAR register is used to read/write the contents of the CAM table indicated by the AR register. The content that is stored at an Entry Address assigned by the HHA and CPUHS register is read/written via the MEMHHA register. The content stored at

an Entry Address assigned by the HEA and CPUHS register is also read/written via the MEMHEA register. The CPUHS register stores the automatic increment setting of the MEMHHA and MEMHEA registers, and the segment number for the next access. The Access Bit and Empty Bit indicated by the specified CAM address can be read/written via the MEMAR\_AT, MEMHHA\_AT, and MEMHEA\_AT registers.

#### (4) Configuration Register Group

This group has eight registers: CUT, SS, MASK, CS, AOC, AOSC, SHASGN, HHAASGN registers. The CUT, SS, MASK, and CS registers are used for the IP configuration, and the AOC and AOSC registers are used for the OP configuration. The SHASGN register is used to specify the Sequence number of the IP sequence, the result of which is output on the SH0\_ or SH1\_ pins.

#### (5) CPU Search Register Group

This group has six registers: CPUINP, CPUMASK, CPUSRS, CPUINP2, CPUMASK2, and CPUSRS2 registers. In the search operation from the CPU Port, it is necessary to write the data for each search operation into these registers. The CPUINP and CPUINP2 registers store the search key data. The CPUMASK and CPUMASK2 registers store the mask data. The CPUSRS and CPUSRS2 registers store the segment number for executing the search. Furthermore, these registers are also used to execute the stamp command.

#### (6) Table Status Register Group

This group has six registers, the HSTAT, the ESTAT, the HHA, the HEA, the SH, and the CMP registers. The HSTAT and the ESTAT registers store the status of hit/empty of each device. The HHA and the HEA registers store the highest hit address and highest empty address, respectively. The SH register stores each search result of

every IP search sequence number. The CMP register stores the key data used in the IP sequence. The SH register stores the search results of each step of the IP sequence.

### 13.2 Register Addresses

Table 13.2.1 shows the Register Addresses. Registers over 16-bit in width are divided by 16 bits.

Table 13.2.1 Register Address

Group	Register name	Address	Group	Register name	Address
(1) Command	COM	00H	(4) Configuration	AOC0	60H
(2) Control Status	CNTLL	02H		AOC1	62H
	CNTLH	03H		AOC2	64H
	DEVID	04H		AOC3	66H
	DEVSTAT	06H		AOC4	68H
(3) Memory R/W	DEVSEL	08H		AOC5	6AH
	AR	0AH		AOC6	6CH
	MEMAR	0CH		AOC7	6EH
	MEMHHA	0EH		AOSC0	70H
	MEMHEA	10H		AOSC1	72H
	CPUHSL	12H		AOSC2	74H
	CPUHSH	13H		AOSC3	76H
	MEMAR_AT	14H		AOSC4	78H
(4) Configuration	MEMHHA_AT	16H		AOSC5	7AH
	MEMHEA_AT	18H	AOSC6	7CH	
	SHASGN	1CH	AOSC7	7EH	
	HHASGN	1EH	(5) CPU search	CPUINPL	80H
	CUT0L	20H		CPUINPH	81H
	CUT0H	21H		CPUMASKL	82H
	CUT1L	22H		CPUMASKH	83H
	CUT1H	23H		CPUSRS	84H
	SS0L	28H		CPUINP2L	86H
	SS0H	29H		CPUINP2H	87H
	SS1L	2AH		CPUMASK2L	88H
	SS1H	2BH		CPUMASK2H	89H
	CS0	30H		CPUSRS2	8AH
	CS1	32H	(6) Table status	HSTAT	90H
	CS2	34H		ESTAT	92H
	CS3	36H		HHAL	94H
	CS4	38H		HHAH	95H
	CS5	3AH		HEAL	96H
	CS6	3CH		HEAH	97H
	CS7	3EH		SH	98H
	MASK0L	40H		CMP0L	A0H
	MASK0H	41H		CMP0H	A1H
	MASK1L	42H		CMP1L	A2H
	MASK1H	43H		CMP1H	A3H
	MASK2L	44H		CMP2L	A4H
	MASK2H	45H		CMP2H	A5H
	MASK3L	46H		CMP3L	A6H
	MASK3H	47H		CMP3H	A7H
	MASK4L	48H		CMP4L	A8H
	MASK4H	49H		CMP4H	A9H
	MASK5L	4AH		CMP5L	AAH
	MASK5H	4BH	CMP5H	ABH	
	MASK6L	4CH	CMP6L	ACH	
	MASK6H	4DH	CMP6H	ADH	
	MASK7L	4EH	CMP7L	AEH	
	MASK7H	4FH	CMP7H	AFH	

### 13.3 Register Bit Maps


#### (1) Command Register Group

##### COM (Command Register)

ADD<7:0> = 00H

Each command is executed by writing the OP-code in the eight bits of the LSB side (CC<7:0>) of this register. See

Chapter 12 for details of command op-code/function/execution condition. This register is only allowed to write.



Bits	Name	Function	After RST_(SRST)
7 - 0	CC<7:0>	OP-code (8-bit)	Unknown



## (2) Control Status Register

### CNTL (Control) Register


ADD<7:0> = (03H, 02H)

This 32-bit register stores any information for the basic device setting. It is addressed into two 16-bit registers (the CNTLL register and the CNTLH register).

Write the value (number of segments in one entry - 1) into the WW<2:0> bits according to the Table Configuration. The WP bit indicates the polarity of the WR pulse and the IW<1:0> bit indicates the Input Port width. The EA and

EAOFF bits indicate the relation of the endian. The BUSY bit indicates a change in the timing of the IPBUSY\_/OPACT\_ and OPBUST\_/IPACT\_ signals. The IAS, OAS, IA<2:0>, and OA<2:0> bits are used to select the IP/OP active channel. The IPNS, IPN<2:0>, OPN<2:0>, and OPSN<2:0> bits are used to indicate the start sequence number.

This register can be always read, but can be written only when there is no access from the Input Port or the Output Port.



Bits	Name	Function	After RST_(SRST)
15	BUSY	<p>Defines changing timing of these signals (IPBUSY_/OPACT_&amp;OPBUSY_/IPACT_)</p> <p>At the start of the sequence these signals change at the first edge of the WR, RD_ signal. At the end of the sequence these signals change at the second edge of the WR, RD_ signals.</p> <p>These signals always change at the first edge of the WR, RD_ signal.</p>	0
14	EAOFF	<p>Endian function ON/OFF</p> <p>Endian function ON</p> <p>Endian function OFF *1</p> <p>(Fixed upper or lower side)</p>	0
12	IPNS	<p>IP start sequence number selection method</p> <p>Indicated by pin (ISNM&lt;2:0&gt;pins)</p> <p>Indicated by register (IPN&lt;2:0&gt;bit)</p>	0
10 - 8	OPSN<2:0> *2	OP start sub-sequence number	000
6 - 4	OPN<2:0> *2	OP start sequence number	000
2 - 0	IPN<2:0> *3	IP start sequence number	000

Bit	Name	Function	After RST_(SRST)
14	OAS	OP active channel selection method	0
	0	Software channel selection	
13	LAS	IP active channel selection method	0
	0	Software channel selection	
12	EA	Endian flag	0
	0	Big (16 bits of MSB side first)	
11	WP	Polarity of WR	0
	0	Negative pulse	
10 - 9	IW1 IW0	Input Port Width	00
	0 0	32 bits	
	0 1	16 bits	
8 - 6	WW<2:0> *4	Maximum Segment number in one entry	000
	1 0	8 bits	
5 - 3	OA2 OA1 OA0 *5	OP Active Channel	000
	0 0 0	A	
	0 0 1	B	
2 - 0	Others	Reserved	000
	IA2 IA1 IA0 *6	IP Active Channel	
	0 0 0	A	
	0 0 1	B	
	Others	Reserved	

\*1 When the EA bit is set to "0," the upper side is fixed.

When the EA bit is set to "1," the lower side is fixed.

\*2 This OP start sequence number/start sub-sequence number is used when the OPNS pin is high level in the sequence pointer reset.

\*3 When the method for the IP start sequence number selection is the hardware channel selection, what is written here is ignored. The read data shows sequence number which is selected by the ISNM<2:0> bits.

\*4 The value (number of segment in one entry - 1) should be written into the WW<2:0> bit. In the case of a three-segment structure, the value is "010," and in case of an eight-segment structure, the value is "111."

\*5 In the case of the hardware channel selection, the written data here is ignored. The read data shows the channel which is determined by the OPCH pin.


\*6 In the case of the hardware channel selection, the written data here is ignored. The read data shows the channel which is determined by the IPCH pin.

## DEVID (Device ID) Register

ADD<7:0> = 04H

This register stores the number of each device (Device ID) for the operation of cascaded systems. It is necessary to access this register and to set the Device ID for each device in a cascaded system after each Device Reset operation. The LD bit of the last device must be unique in the cascaded system. The LD bit is set to "1" when a low pulse is

given to the RST\_ pin, or the SRST command is issued. It is not necessary to write the LD bit in a single device system, but the LD bit must be set to "1" if the Device ID is re-written. This register is allowed to read/write only in the DEVID mode.




Bits	Name	Function	After RST_(SRST)
15	LD	Last Device flag	1
	0	Not Last Device	
	1	Last Device	
4 - 0	DI<4:0>	Device ID	00000

## DEVSTAT (Device Status) Register

ADD<7:0> = 06H

This register stores nine kinds of status information (Bits to be accessed in the next Read/Write cycle, APPEND Result flag, IP sequence number, OP sequence number, OP mode flag, CPU mode flag, TC sub-mode flag, and Maximum segment number in one entry) during operation. It is

possible to confirm the state of operation by reading out the contents of this register. This register is allowed to read in all modes.



Bits	Name	Function	After RST_(SRST)
15	NAP	Bits to be accessed in next Read/Write cycle	1
	0	16 bits of LSB side in next Read/Write cycle	
	1	16 bits of MSB side in next Read/Write cycle	
	AS	APPEND Result Flag	0
14	0	APPEND was invalid	
	1	APPEND was valid	
12 - 10	OS<2:0> *1	OP sequence number	000
9	OPF *2	OP mode Flag	
	0	Not OP mode (Now not OP sequence)	
	1	OP mode (Now OP sequence)	
8 - 6	IS<2:0> *1	IP sequence number	000
5	IPF *3	IP mode Flag	0
	0	Not IP mode (Now not IP sequence)	
	1	IP mode (Now IP sequence)	

Bits	Name	Function	After RST_(SRST)
4	CPF *4 0 1	CPU mode Flag Not CPU mode CPU mode	1
3 - 1	WW<2:0>*5	Maximum Segment number in one entry	000
0	TCF 0 1	TC sub-mode Flag Not TC sub-mode TC sub-mode	1

- \*1 The IS/OS bit shows the number of the IP/OP sequence executed during the sequence.
- \*2 In the case of internal arbitration (SP/TP\_pin is pulled down), the OPF bit shows whether the mode of the device is the OP mode or not. On the other hand, in case of external arbitration (SP/TP\_pin is pulled up), the OPF bit shows whether the OP mode is running or not.
- \*3 The IPF bit shows whether the mode of the device is the IP mode or not in the case of internal arbitration (SP/TP\_pin is pulled down). On the other hand, in case of external arbitration (SP/TP\_pin is pulled up), the IPF bit shows whether the IP mode is running or not.
- \*4 The CPF bit shows whether the mode of the device is the CPU mode or not in the case of internal arbitration (SP/TP\_pin is pulled down). On the other hand, in case of external arbitration (SP/TP\_pin is pulled up), the CPF bit is "1."
- \*5 The value defined in the CNTL register can be read via WW<2:0> bits.


### (3) Memory R/W Register Group

#### DEVSEL (Device Select) Register

ADD<7:0> = 08H

This register selects and accesses specific devices (Device Select) in a cascaded system. The BR bit is set to "1," which means accessing all devices (Broadcast), immediately after the Device Reset operation. Therefore, it is nec-

essary to write "BR=0" (not Broadcast) and the Device ID which users wish to select in the DS<4:0> bits in this register when accessing only one specific device. This register is allowed to read/write in all modes.




Bits	Name	Function	After RST_(SRST)
15	BR	Broadcast flag	1
	0	Not Broadcast	
	1	Broadcast	
4 - 0	DS<4:0>	Device ID to be accessed	00000

## AR (Address) Register

**ADD<7:0> = 0AH**

This register specifies the absolute address in accessing the CAM by the MEMAR register. The data written in this register (0000H ~ 1FFFH) is the absolute address of the CAM to be accessed. It is possible to read/write the stored

data of the CAM specified by the absolute address by the Read/Write operation of the MEMAR register after writing the absolute address in this register. This register is allowed to read/write in all modes.



Bits	Name	Function	After RST_(SRST)
12 - 0	AR<12:0>	Absolute address of the CAM table	000000000000

## MEMAR (Memory\_AR) Register

ADD<7:0> = 0CH

This 16-bit register operates as a port for accessing the absolute address of the CAM indicated by the AR register. Note that the bit map of this register is different in the TC sub-mode from the other modes. In accessing other than the TC sub-mode, access to 32-bit segment data in the

CAM table is limited to either the upper 16 bits or the lower 16 bits. The endian function controls which side is accessed. Furthermore, this register can only be accessed without access from the Input Port or the Output Port.

MSB

LSB

Read in TC sub-mode

												EB	BB	SG2	SG1	SG0
--	--	--	--	--	--	--	--	--	--	--	--	----	----	-----	-----	-----

Write in TC sub-mode

												BB	SG2	SG1	SG0
--	--	--	--	--	--	--	--	--	--	--	--	----	-----	-----	-----

Not in TC sub-mode (access to upper 16 bits)

MA31	MA30	MA29	MA28	MA27	MA26	MA25	MA24	MA23	MA22	MA21	MA20	MA19	MA18	MA17	MA16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

Not in TC sub-mode (access to lower 16 bits)

MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
4	EB	Empty Bit of TC data	1
	0	Not empty	
	1	Empty	
3	BB	Boundary Bit of TC data	Unknown
	0	Not boundary	
	1	Boundary	
2 - 0	SG<2:0>	Segment number of TC data	Unknown
15 - 0	MA<31:16>	Segment data indicated by the AR register (upper 16 bits)	Unknown
15 - 0	MA<15:0>	Segment data indicated by the AR register (lower 16 bits)	Unknown



## MEMHHA (Memory\_HHA) Register

ADD<7:0> = 0EH

This register operates as a port for accessing addresses made by adding the Entry Address indicated by the HHA register and the segment number specified by the CPUHS register. When accessing from the CPU Port, either the upper 16 bits or the lower 16 bits of 32 bits in the CAM table can be accessed. The endian function controls which

side is accessed. Furthermore, this register can only be accessed without access from the Input Port or the Output Port.

When reading this register as a search result by the OP sequence, 32-bit MH<31:0> bits are output on the OD<31:0> bus.

MSB

LSB

Access to upper 16bits

MH31	MH30	MH29	MH28	MH27	MH26	MH25	MH24	MH23	MH22	MH21	MH20	MH19	MH18	MH17	MH16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

Access to lower 16bits

MH15	MH14	MH13	MH12	MH11	MH10	MH9	MH8	MH7	MH6	MH5	MH4	MH3	MH2	MH1	MH0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	MH<31:16>	Segment data of entry indicated by the HHA register (upper 16 bits)	Unknown
15 - 0	MH<15:0>	Segment data of entry indicated by the HHA register (lower 16 bits)	Unknown

## MEMHEA (Memory\_HEA) Register

ADD<7:0> = 10H

This register operates as a port for accessing addresses made by adding the Entry Address indicated by the HEA register and the segment number specified by the CPUHS register. When accessing from the CPU Port, either the

upper 16 bits or the lower 16 bits of 32 bits in the CAM table can be accessed. The endian function controls which side is accessed. Furthermore, this register can only be accessed without access from the Input Port or the Output Port.

MSB

LSB

Access to upper 16bits

ME31	ME30	ME29	ME28	ME27	ME26	ME25	ME24	ME23	ME22	ME21	ME20	ME19	ME18	ME17	ME16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

Access to lower 16bits

ME15	ME14	ME13	ME12	ME11	ME10	ME9	ME8	ME7	ME6	ME5	ME4	ME3	ME2	ME1	ME0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	ME<31:16>	Segment data of entry indicated by the HEA register (upper 16 bits)	Unknown
15 - 0	ME<15:0>	Segment data of entry indicated by the HEA register (lower 16 bits)	Unknown



Bits	Name	Function	After RST_(SRST)
1	HEI *1	HEA register automatic increment	0
	0 1	Increment No increment	
0	HHI *2	HHA register automatic increment	0
	0 1	Increment No increment	
15 - 13	ES<2:0>	MEMHEA register Segment number for next access	000
12 - 11	EM1	MEMHEA register automatic increment No increment Segment number is incremental. Entry number is fixed. Entry number is incremental. Segment number is fixed. Segment number and entry number are incremental.	00
	EM0		
	0 *3		
	0 1 1		
10 - 8	EFS<2:0> *4	Fixed segment number (MEMHEA register)	000
	7 - 5	MEMHHA register Segment number for next access	000
4 - 3	HMI	MEMHHA register automatic increment No increment Segment number is incremental. Entry number is fixed. Entry number is incremental. Segment number is fixed. Segment number and entry number are incremental.	00
	HMO		
	0 *5		
	0 1 1		
2 - 0	HFS<2:0> *6	Fixed segment number (MEMHHA register)	000

- \*1 The increment operation is executed by accessing the HEAL register. (The operation is not executed by accessing the HEAH register.)
- \*2 The increment operation is executed by accessing the HHAL register. (The operation is not executed by accessing the HHAH register.)
- \*3 When executing the STMP\_HE command, set the EM<1:0> bits to "00." If the bits are not set to "00," the STMP\_HE command is not executed. On the other hand, execution of the STMP2\_HE command is not related to the EM<1:0> bits.
- \*4 When executing the STMP\_HE command, the segment to be stamped, which is indicated by the HEA register, is determined by the EFS<2:0> bits. On the other hand, the segment to be stamped is determined by

the CG<2:0> bits of the CPUSRS2 register. Be careful of the difference in segment indicating the methods of both commands.

- \*5 When executing the STMP\_HH command, set the HM<1:0> bits to "00." If the bits are not set to "00," the STMP\_HH command is not executed. On the other hand, execution of the STMP2\_HH command is not related to the HM<1:0> bits.
- \*6 When executing the STMP\_HH command, the segment to be stamped, which is indicated by the HHA register, is determined by the HFS<2:0> bits. On the other hand, the segment to be stamped is determined by the CG<2:0> bits of the CPUSRS2 register. Be careful the difference in segment indicating the methods of both commands.


## MEMAR\_AT (Memory\_AR Attribute)

### Register

ADD<7:0> = 14H

This register reads/writes the Access Bit indicated by the AR register, and reads the Empty Bit. Beforehand, write the desired entry address (the start address of the CAM ad-

dress) into the AR register. Only this register can be accessed when there is no access from the Input Port or the Output Port.



Bits	Name	Function	After RST_(SRST)
5	AB	Access Bit	0
	0	No past career	
4	1	Past career	1
	EB	Empty Bit	
4	0	No empty (valid)	1
	1	Empty	


### MEMHHA\_AT (Memory\_HHA Attribute)

#### Register

ADD<7:0> = 16H

This register reads/writes the Access Bit indicated by the HHA register, and reads the Empty Bit. Beforehand, write the desired entry address (the start address of the CAM ad-

dress) into the HHA register. Only this register can be accessed when there is no access from the Input Port or the Output Port.



Bits	Name	Function	After RST_(SRST)
5	AB	Access Bit	0
	0	No past career	
4	1	Past career	1
	EB	Empty Bit	
4	0	No empty (valid)	1
	1	Empty	


## MEMHEA\_AT (Memory\_HEA Attribute)

### Register

ADD<7:0> = 18H

This register reads/writes the Access Bit indicated by the HEA register, and reads the Empty Bit. Beforehand, write the desired entry address (the start address of the CAM ad-

dress) into the HEA register. Only this register can be accessed when there is no access from the Input Port or the Output Port.



Bits	Name	Function	After RST_(SRST)
5	AB	Access Bit	0
	0	No past career	
	1	Past career	
4	EB	Empty Bit	1
	0	No empty (valid)	
	1	Empty	

#### (4) Configuration Register Group

##### SHASGN (Sequence Hit Flag Assignment)

###### Register

ADD<7:0> = 1CH

This 16-bit register determines the number of the step at which the search results of the IP sequence are to be output. The upper eight bits A1<7:0> of 16 bits correspond to the IP sequence number from 7 to 0. By setting one bit of these eight bits to "1," the result of the IP sequence number

which corresponds to this bit is output on the SH1\_ pin. Two or more bits can not be set to "1." The lower eight bits A0<7:0> of 16 bits correspond to the steps IP sequence number from 7 to 0, and the result is output in the SH0\_ pin. The other items are the same as the upper eight bits.

MSB

LSB

A17	A16	A15	A14	A13	A12	A11	A10	A07	A06	A05	A04	A03	A02	A01	A00
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 8	A1<7:0>	Defines the IP sequence number of which the result should be output on SH1_.	00000000
7 - 0	A0<7:0>	Defines the IP sequence number of which the result should be output on SH0_.	00000000



## HHASGN (HHA Automatic Output Assignment) Register

ADD<7:0> = 1EH

This register indicates enabling of the HHA automatic output function in the IP sequence. IPHA<7:0> bits correspond to the IP sequence numbers of 7 to 0 in the A channel. The automatic HHA output is executed in the sequence number which correspond to "1" set bits of this reg-

ister. IPHB<7:0> bits are prepared for the B channel. The method of setting is the same as the IPHA<7:0> bits. In a cascaded system users need to be careful of the sequence number, which indicates the HHA output, in order to prevent HHA output collision on the OD<31:0> bus.

MSB							LSB								
IPHB7	IPHB6	IPHB5	IPHB4	IPHB3	IPHB2	IPHB1	IPHB0	IPHA7	IPHA6	IPHA5	IPHA4	IPHA3	IPHA2	IPHA1	IPHA0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 8	IPHB<7:0>	Defines the HHA automatic output sequence number in the IP sequence using the Bch	00000000
7 - 0	IPHA<7:0>	Defines the HHA automatic output sequence number in the IP sequence using the Ach	00000000

## CUT (Cut) Register

ADD<7:0> = (21H, 20H), (23H, 22H)

This 64-bit register determines what number of the 64 blocks of the input data stream from the Input Port should be acquired. It is divided by 16 bits, and is addressed as the (CUT0H, CUT0L), (CUT1H, CUT1L). Each bit CT<63:0> corresponds to one of the blocks from the 63rd to the 0 block of the input data stream. By setting the bit of

the block number to "1," the block is input into the device. The registers for the A channel and the B channel are assigned the same address as the other configuration registers. The active channel is not allowed to access. The inactive channel is allowed to access in all modes.

MSB

LSB

CUT1H

CT63	CT62	CT61	CT60	CT59	CT58	CT57	CT56	CT55	CT54	CT53	CT52	CT51	CT50	CT49	CT48
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

CUT1L

CT47	CT46	CT45	CT44	CT43	CT42	CT41	CT40	CT39	CT38	CT37	CT36	CT35	CT34	CT33	CT32
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

CUT0H

CT31	CT30	CT29	CT28	CT27	CT26	CT25	CT24	CT23	CT22	CT21	CT20	CT19	CT18	CT17	CT16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

CUT0L

CT15	CT14	CT13	CT12	CT11	CT10	CT9	CT8	CT7	CT6	CT5	CT4	CT3	CT2	CT1	CT0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	CT<63:0>	Cut flag of ID<31:0>	Unknown
	0	Not cut (discards data)	
	1	Cut (acquires data)	

## SS (Search Start) Register

ADD<7:0> = (29H, 28H), (2BH, 2AH)

This 64-bit register determines the point of Input Port data acquisition, which is defined by the CUT register. It is divided by 16 bits, and is addressed as the (SS0H, SS0L), (SS1H, SS1L). Each bit SS<63:0> corresponds to one of the blocks from the 63rd to the 0 block of the input data stream. By setting the bit of the block number to "1," the search operation is executed. As the number of IP se-

quence step is eight, it is possible to set up to a maximum of eight bits to "1." The registers for the A channel and the B channel are assigned the same address as the other configuration registers. The active channel is not allowed to access. The inactive channel is allowed to access in all modes.

MSB

LSB

SS1H

SS63	SS62	SS61	SS60	SS59	SS58	SS57	SS56	SS55	SS54	SS53	SS52	SS51	SS50	SS49	SS48
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

SS1L

SS47	SS46	SS45	SS44	SS43	SS42	SS41	SS40	SS39	SS38	SS37	SS36	SS35	SS34	SS33	SS32
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

SS0H

SS31	SS30	SS29	SS28	SS27	SS26	SS25	SS24	SS23	SS22	SS21	SS20	SS19	SS18	SS17	SS16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

SS0L

SS15	SS14	SS13	SS12	SS11	SS10	SS9	SS8	SS7	SS6	SS5	SS4	SS3	SS2	SS1	SS0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_ (SRST)
15 - 0	SS<63:0>	Search Start flag	Unknown
	0	No search	
	1	Search	


### CS (Channel Sequence) Register

ADD<7:0> = 30H, 32H, 34H, 36H,  
38H, 3AH, 3CH, 3EH

This register determines how to format ID<31:0> and how to search in the IP search operation. It is prepared for each of the 8 search steps of the IP sequence. Each of the eight registers is given an address from CS0 to CS7.

The registers for the A channel and the B channel are as-

signed the same address as the other configuration registers. The active channel is not allowed to access. The inactive channel is allowed to access in all modes.



Bits	Name	Function	After RST_(SRST)
15	<b>EOS</b>	<b>End-Of-Sequence flag of IP</b>	<b>Unknown</b>
	<b>0</b>	<b>Not end of IP sequence</b>	
14 - 12	<b>IG&lt;2:0&gt; *1</b>	<b>IP search segment number</b>	<b>Unknown</b>
	<b>1</b>	<b>End of IP sequence</b>	
3	<b>ISH</b>	<b>Search Head flag in IP search</b>	<b>Unknown</b>
	<b>0</b>	<b>Not Search Head</b> <b>(AND search with previous search)</b>	
2	<b>IAC</b>	<b>Access Bit Set flag in IP search</b>	<b>Unknown</b>
	<b>1</b>	<b>Search Head</b> <b>(Not AND search with previous search)</b>	
1 - 0	<b>SW1</b> <b>SW2</b>	<b>Access Bit Set flag in IP search</b>	<b>Unknown</b>
	<b>0</b> <b>0</b>	<b>Not set Access Bit</b>	
	<b>0</b> <b>1</b>	<b>Set Access Bit</b>	
	<b>1</b> <b>0</b>	<b>Search Window set</b>	
1 - 0	<b>1</b> <b>1</b>	<b>0-byte shift</b>	<b>Unknown</b>
	<b>0</b> <b>1</b>	<b>1-byte shift</b>	
1 - 0	<b>1</b> <b>0</b>	<b>2-byte shift</b>	<b>Unknown</b>
	<b>1</b> <b>1</b>	<b>3-byte shift</b>	

\*1 Must be set from 0 to (segment number in one entry -1) value.

### MASK (Mask) Register

ADD<7:0> = (41H, 40H), (43H, 42H),  
 (45H, 44H), (47H, 46H),  
 (49H, 48H), (4BH, 4AH),  
 (4DH, 4CH), (4FH, 4EH)

This register sets the mask pattern with a unit of one bit in the IP search operation. It is prepared for each of the 8 search steps of the IP sequence. Each of the eight registers is given an address from MASK0 to MASK7. The registers for the A channel and the B channel are assigned the

same address as the other configuration registers. The active channel is not allowed to access. The inactive channel is allowed to access in all modes.

MSB

LSB

MASKH

MK31	MK30	MK29	MK28	MK27	MK26	MK25	MK24	MK23	MK22	MK21	MK20	MK19	MK18	MK17	MK16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

MASKL

MK15	MK14	MK13	MK12	MK11	MK10	MK9	MK8	MK7	MK6	MK5	MK4	MK3	MK2	MK1	MK0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


Bits	Name	Function	After RST_(SRST)
15 - 0	MK<31:0>	Mask flag for 32-bit key data	Unknown
	0	No mask	
	1	Mask	

### AOC (Automatic Output Control) Register

ADD<7:0> = 60H, 62H, 64H, 66H,  
68H, 6AH, 6CH, 6EH

When reading in the OP sequence, this register determines how to read the search results. It is prepared for each of the 8 search steps of the IP sequence. Each of the eight registers is given an address from AOC0 to AOC7. When user reads 16-bit divided registers like the HHA or CMP regis-

ters, write the OR<7:0> bits of the lower side address. The registers for the A channel and the B channel are assigned the same address as the other configuration registers. The active channel is not allowed to access. The inactive channel is allowed to access in all modes.



Bits	Name	Function	After RST_(SRST)	
15	EOS	End-Of-Sequence Flag of OP sequence	Unknown	
	0	Not end of OP sequence		
14 - 13	1	End of OP sequence	Unknown	
	MX1	MX2		Method of mixing HSTAT register and OD<31:22>
	0	0		No mixing
	0	1		Outputs HSTAT<11:6> on OD<27:22>
12	1	Outputs HSTAT<15:12> on OD<31:28>	Unknown	
	1	Outputs HSTAT<15:6> on OD<31:22>		
	OA *1	ONE/ALL_flag		
7 - 0	0	Outputs all HHA/MEMHHA	Unknown	
	1	Outputs one HHA/MEMHHA		
7 - 0	OR<7:0> *2	Register designation to OD<31:0>	Unknown	

\*1 Be sure to set "1" when the result is the HSTAT or CMP register.

\*2 Five kinds of register (HSTAT, CPM, HHA, MEMHHA, HHA & MEMHHA) can be indicated for output.


## AOSC (Automatic Output Sub Control)

### Register

ADD<7:0> = 70H, 72H, 74H, 76H,  
78H, 7AH, 7CH, 7EH

This register determines the segment of an HHA entry to be output and the sequence of such segments, when the MEMHHA register or HHA&MEMHHA register is specified in the OR<7:0> of the AOC register. It consists of 8 kinds (AOSC0 ~ AOSC7) of registers, so a maximum of eight segments are indicated. Each register corresponds to

the OP sub-sequence number. Mixing with the HSTAT register takes priority over specification of the AOC registers. The registers for the A channel and the B channel are assigned the same address as the other configuration registers. The active channel is not allowed to access. The inactive channel is allowed to access in all modes.



Bits	Name	Function	After RST_(SRST)		
15	EOSS	End-Of-Sub-Sequence flag of OP	Unknown		
	0	Not end of sub-sequence			
	1	End of sub-sequence			
14 - 13	MXS1	Method of mixing HSAT register and OD<31:22>	Unknown		
	MXS2				
	0			0	Not mixing
	0			1	Outputs HSTAT<11:6> on OD<27:22>
	1	0	Outputs HSTAT<15:12> on OD<31:28>		
	1	1	Outputs HSTAT<15:6> on OD<31:22>		
2 - 0	OS<2:0>	Outputs segment number	Unknown		

## (5) CPU Search Register Group

### CPUINP (CPU Input Data) Register

ADD<7:0> = (81H, 80H)

This 32-bit register sets 32-bit key data in the search operation with the SRCH command via the CPU Port. It is divided into units of 16 bits, each of which is given an address of CPUINPH or CPUINPL. When one of the

STMP\_AR, STMP\_HH, or STMP\_HE commands is executed, the data in this register is written into the desired segment in the CAM.

MSB

LSB

CPUINPH

CI31	CI30	CI29	CI28	CI27	CI26	CI25	CI24	CI23	CI22	CI21	CI20	CI19	CI18	CI17	CI16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

CPUINPL

CI15	CI14	CI13	CI12	CI11	CI10	CI9	CI8	CI7	CI6	CI5	CI4	CI3	CI2	CI1	CI0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	CI<31:0>	32-bit key data from the CPU Port	Unknown



## CPUMASK (CPU Mask) Register

ADD<7:0> = (83H, 82H)

This 32-bit register sets mask patterns with a unit of one bit in search operations via the CPU Port. It is divided into units of 16 bits, each of which is given an address of the CPUMASKH or CPUMASKL. When one of the

STMP\_AR, STMP\_HH, or STMP\_HE commands is executed, the bits to be masked are determined by this register.

MSB

LSB

### CPUMASKH

CM31	CM30	CM29	CM28	CM27	CM26	CM25	CM24	CM23	CM22	CM21	CM20	CM19	CM18	CM17	CM16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

### CPUMASKL


CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	CM<31:0>	Mask flag for 32-bit key data for CPU search	Unknown
	0	No mask	
	1	Mask	

### CPUSRS (CPU Search Segment) Register

ADD<7:0> = 84H

This register determines whether the Access Bits are set or not, and whether the search head is accessed or not, along with the segment number to be searched in the CPU search.



Bits	Name	Function	After RST_(SRST)
4	AC	Access Bit set flag in CPU search	Unknown
	0	Not set Access Bit	
3	1	Set Access Bit	Unknown
	AD	Search head flag in CPU search	
2 - 0	0	Not search head (AND search with previous search)	Unknown
	1	Search head (Not AND search with previous search)	
2 - 0	CG<2:0> *1	CPU search segment number	Unknown


\*1 Must be set from 0 to (segment number in one entry - 1) value.

## CPUINP2 (CPU Input Data 2) Register

ADD<7:0> = (87H, 86H)

This 32-bit register sets 32-bit key data in the search operation with the SRCH2 command via the CPU Port. It is divided into units of 16 bits, each of which is given an address of CPUINP2H or CPUIN2PL. When one of the STMP2\_AR, STMP2\_HH, or STMP2\_HE commands is

executed, the data in this register is written into the desired segment in the CAM. The bit map of the register is the same as the CPUINP register.



Bits	Name	Function	After RST_(SRST)
15 - 0	CI<31:0>	32-bit key data from the CPU Port	Unknown

## CPUMASK2 (CPU Mask 2) Register

ADD<7:0> = (89H, 88H)

This 32-bit register sets mask patterns with a unit of one bit in search operations via the CPU Port. It is divided into units of 16 bits, each of which is given an address of CPUMASK2H or CPUMASK2L. When one of the

STMP2\_AR, STMP2\_HH, or STMP2\_HE commands is executed, the bits to be masked are determined by this register. The bit map of the register is the same as the CPUMASK register.

MSB

LSB

### CPUMASK2H

CM31	CM30	CM29	CM28	CM27	CM26	CM25	CM24	CM23	CM22	CM21	CM20	CM19	CM18	CM17	CM16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

### CPUMASK2L

CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	CM<31:0>	Mask flag for 32-bit key data for CPU search	Unknown
	0	No mask	
	1	Mask	


## CPUSRS2 (CPU Search Segment 2)

### Register

ADD<7:0> = 8AH

This register determines whether Access Bits are set or not, and whether the search head is accessed or not, in addition to and the segment number to be searched in the CPUsearch. The bit map of the register is the same as the CPUSRS register.

However, it is different from the CPUSRS register in that this register indicates the segment number to be stamped in executing the STMP2\_HH or STMP2\_HE commands.



Bits	Name	Function	After RST_ (SRST)
4	AC	Access Bit set flag in CPUsearch	Unknown
	0	Not set Access Bit	
	1	Set Access Bit	
3	AD	Search head flag in CPU search	Unknown
	0	Not search head (AND search with previous search)	
	1	Search head (Not AND search with previous search)	
2-0	CG<2:0> *1	CPU search segment number	Unknown

\*1 Must be set from 0 to (segment number in one entry - 1) value.

\*2 The segment to be stamped is determined by CG<2:0> bits in executing the STMP2\_HH or STMP2\_HE commands. The STMP\_HH and STMP\_HE commands, are not related.

## (6) Table Status Register Group

### HSTAT (Hit Status) Register

ADD<7:0> = 90H

This register stores the results of searching via the Input Port or the CPU Port, and active channel information. It is possible to confirm the result of a search by reading this register. This register can be not only output from the CPU Port, but also can be output from the Output Port. In this case the data is output on the OD<15:0> of the 32-bit OD<31:0> bus. And when a mixed output is indicated in the OP sequence, the <15:6> bit of the HSTAT register is output on OD<31:22> according to the indication. This

register stores information which is conveyed among devices, such as a hit in the system, and multiple hits in the system. The information on the Last Device thus becomes precise information of the system. Therefore, the Last Device outputs the information in the Broadcast method. This register is allowed only to read in all modes.


MSB										LSB											
SYH	SYM	HT	MH	OA2	OA1	OA0	IA2	IA1	IA0												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Bits	Name			Function			After RST_(SRST)														
15	SYH			System Hit flag			Unknown														
	0	No hit in a cascaded system																			
	1	Hit in a cascaded system																			
14	SYM			System multi-hit Flag			Unknown														
	0	No multi-hit in a cascaded system																			
	1	Multi-hit in a cascaded system																			
13	SYH			Device hit flag			Unknown														
	0	No hit in the device																			
	1	Hit in the device																			
12	MH			Device multi-hit flag			Unknown														
	0	No multi-hit in the device																			
	1	Multi-hit in the device																			
11 - 9	OA2	OA1	OA0	OP Active channel			000														
	0	0	0	A																	
	0	0	1	B																	
	Others			Reserved																	
8 - 6	IA2	IA1	IA0	IP Active channel			000														
	0	0	0	A																	
	0	0	1	B																	
	Others			Reserved																	

## ESTAT (Empty Status) Register

ADD<7:0> = 92H

This register stores empty information of the CAM table, and active channel information. It is possible to confirm the information regarding empty entries in the CAM table by reading this register. This register also stores empty information in the system which is conveyed among devices, as with the HSTAT register.

Therefore, the Last Device information becomes precise information for the system. The Last Device outputs the data in the Broadcast method. This register is allowed only to read in all modes.



Bits	Name	Function	After RST_(SRST)
15	SYE	System Empty flag	Unknown
	0	No empty entry (full) in a cascaded system	
13	ET	Device Empty flag	Unknown
	0	No empty entry (full) in the device	
11 - 9	1	Empty entry in a cascaded system	000
	OA2	OP Active channel	
	OA1		
	OA0		
8 - 6	0	IP Active channel	000
	0		
	0	Reserved	
	1		
Reserved	IA2	Reserved	Reserved
	IA1		
	IA0		
	Reserved		





## HEA (Highest Empty Address) Register

ADD<7:0> = (97H, 96H)

This register stores the entry address of the highest empty entry and its Device ID. The smaller the absolute address becomes, the higher its priority ranks; the higher the location of a device in a cascaded system is, the higher its priority ranks.

This register is divided into HEAH and HEAL. In reading

via the CPU Port, this register can be read as HEAH and HEAL. When the EV is "0," there is no empty entry, and the HE<12:0> bit is invalid. This register is allowed only to read in all modes.


MSB

LSB

HEAH



HEAL




Bits	Name	Function	After RST_(SRST)
15	EV	Highest Empty address Valid flag	Unknown
	0	Invalid	
	1	Valid	
14	LD	Last Device flag	1
	0	Not Last Device	
	1	Last Device	
4 - 0	DI<4:0>	Device ID	00000
12 - 0	HE<12:0>	Highest Empty address	Unknown

## SH (Sequence Hit Result) Register

ADD<7:0> = 98H

This register stores the IP sequence results of each device as the characteristic information of each device. Each register SH<7:0> corresponds to the search results of each sequence (No.7 - No.0). If the AND search operation is de-

finied in the IP sequence, the SH<7:0> corresponding to the sequence number shows the result of the AND search of the previously executed sequence. This register is allowed to read in all modes only when the device has been selected.



Bits	Name	Function	After RST_(SRST)
7 - 0	SH<7:0>	Search results at IP Sequence number	00000000
	0	No Hit	
	1	Hit	

### CMP (Comparand) Register

ADD<7:0> = (A1H, A0H), (A3H, A2H),  
(A5H, A4H), (A7H, A6H),  
(A9H, A8H), (ABH, AAH),  
(ADH, ACH), (AFH, AEH)

This 32-bit register stores search key data used in the IP sequence. It is prepared for eight steps, which correspond to eight kinds of registers (CMP0 - CMP7). Each is di-

vided into two parts (16 bits each), and is addressed as (CMP0L, CMP0H) - (CMP7L, CMP7H). This register is allowed to read in the CPU mode from the CPU port.

MSB

LSB

#### CMPH

CP31	CP30	CP29	CP28	CP27	CP26	CP25	CP24	CP23	CP22	CP21	CP20	CP19	CP18	CP17	CP16
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

#### CMPL

CP15	CP14	CP13	CP12	CP11	CP10	CP9	CP8	CP7	CP6	CP5	CP4	CP3	CP2	CP1	CP0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Name	Function	After RST_(SRST)
15 - 0	CP<31:0>	32-bit key data used in IP search	Unknown

### 13.4 Conditions for Accessing Registers

Table 13.4 Conditions for accessing registers

Register name	Broadcast				Device Select		Access mode in the internal arbitration (SP/TP_=Low)	
	Write	Written device	Read	Outputting Device	Write	Read	Write	Read
COM	○ *1	All devices	×	No device	○ *1	×	— *1	×
CNTL	○	All devices	○	Last device	△ *2	○	CPU mode	Always
DEVID	○ *3	DEVID priority device	○	DEVID priority device	△ *3	△ *3	DEVID sub-mode	
DEVSTAT	×	No device	○	Last device	×	○	×	Always
DEVSEL	○	All devices	○	Last device	△ *2	○	Always	
AR	○	All devices	○	Last device	△ *2	○	Always	
MEMAR MEMAR_AT	○	All devices *4	○	Last device	○	○	CPU mode	
MEMHHA MEMHHA_AT	○	Hit priority device *5	○	Hit priority device *6	○ *7	○ *8	CPU mode	
MEMHEA MEMHEA_AT	○	Empty priority device *9	○	Empty priority device *10	○ *11	○ *12	CPU mode	
CPUHS	○	All devices	○	Last device	△ *2	○	Always	
SHASGN HHASGN	○	All devices	○	Last device	△ *2	○	Always	
CUT SS CS MASK AOC AOSC	○	All devices	○	Last device	△ *2	○	Always (only inactive channel)	
CPUINP CPUMASK CPUSRS CPUINP2 CPUMASK2 CPUSRS2	○	All devices	○	Last device	△ *2	○	Always	
HSTAT ESTAT	×	No device	○	Last device	×	○	×	Always
HHA	×	No device	○	Hit priority device *6	×	○	×	Always
HEA	×	No device	○	Empty priority device *10	×	○	×	Always
SH	×	No device	×	No device	×	○	×	Always
CMP	×	No device	○	Last device	×	○	×	CPU mode

○ :allowed  
△ :allowed but not selectable  
× :not allowed

\*1 See Table 12.2.

\*2 The write operation is executed for all devices.  
(It is not possible to specify the device.)

\*3 It is possible to access only the device which has the DEVID priority.  
(It is not possible to specify the device.)

- \*4 The write operation is executed for all devices. In case the Table Configuration is in a cascaded system, use the broadcast write operation of the MEMAR register, not the broadcast access.
- \*5 The device which has the hit priority receives the data. (When there is no device which has the hit priority, the write operation is not executed.)
- \*6 When there is no device which has the hit priority in a cascaded system, the last device outputs invalid data.
- \*7 When the selected device has no hit entry, the write operation is not executed.
- \*8 When the selected device has no hit entry, the device outputs invalid data.
- \*9 Only the device which has the empty priority receives data.  
(When there is no device which has the empty priority, the write operation is not executed.)
- \*10 When there is no device which has the empty priority in a cascaded system, the last device outputs invalid data.
- \*11 When the selected device has no hit entry, the device outputs invalid data.
- \*12 When the selected device has no empty entry, the device outputs invalid data.

## 14. Electrical Characteristics

### 14.1 Absolute Maximum Rating

ITEM	SYMBOL	STANDARD CONDITION	UNIT	NOTE
Supply Voltage	V DD	- 0.3 ~ 4.6	V	
Input Voltage	V I	- 0.3 ~ 7.3	V	
Output Voltage	V O	- 0.3 ~ 7.3	V	
		- 0.3 ~ V DD + 0.3	V	SH0_, SH1_
I/O Voltage	V IO	- 0.3 ~ 7.3	V	
Storage Temperature	T STG	- 40 ~ +125	°C	

- Other pins except the SH0\_ and SH1\_ pins (open drain output) are 5V tolerant I/O pins.
- The SH0\_ and SH1\_ pins should be pulled up by 3.3 V power.
- The pulled down resistor's value should be less than 30Kohm when each pin is pulled down.

### 14.2 Operating Range

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V DD	3.0	3.3	3.6	V
Ambient Operating Temperature	T A	0	+25	+70	°C

### 14.3 DC Characteristics

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Input Low Voltage	V IL			0.8	V	
Input High Voltage	V IH	2.0			V	
Output Low Voltage	V OL			0.4	V	I OL = 4 mA
Output High Voltage	V OH	2.4			V	I OH = - 4mA
Input Leakage Current	I IL	-70			μA	V IN = GND
	I IH			10	μA	V IN = V DD
Output Leakage Current	I OZ	-10		10	μA	Output is high impedance
Standby Current	I DDS			450	μA	
Dynamic Operating Current	I DDOP		200		mA	

## 14.4 AC Characteristics

$T_A = 0 \sim 70 \text{ }^\circ\text{C}$ ,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$

No.	Parameter	MIN.	MAX.	UNIT	NOTE
<b>Input Port Cycle</b>					
1	WR cycle time	80		ns	
2	WR width low	40		ns	* 1
3	WR width high	20		ns	* 2
4	ID<31:0> setup time to WR	5		ns	
5	ID<31:0> hold time after WR	20		ns	
6	HO_ valid from WR		70	ns	
7	HO_ hold after WR	5		ns	
8	SH0_, SH1_ valid from WR		70	ns	* 3
9	PO_ valid from WR		100	ns	
10	PO_ hold after WR	5		ns	
<b>Output Port Cycle</b>					
11	RD_ cycle time	80		ns	
12	RD_ width low	60		ns	
13	RD_ width high	20		ns	
14	ID<31:0> setup time to RD_	10		ns	
15	ID<31:0> hold time after RD_			ns	
16	RD_ low to OD<31:0> active		55	ns	
17	RD_ high to OD<31:0> inactive	0		ns	
18	RD_ low to HO_ active		70	ns	
19	RD_ high to HO_ inactive	5		ns	
20	RD_ low to PO_ active		100	ns	
21	RD_ high to PO_ inactive	5		ns	
22	OE_ low to OD<31:0> active		20	ns	
23	OE_ high to OD<31:0> disable		15	ns	* 4

\*1 When the WR is a negative pulse. If the WR is a positive pulse, this parameter is the WR high pulse width.

\*2 When the WR is a negative pulse. If the WR is a positive pulse, this parameter is the WR low pulse width.

\*3 The SH0\_ and SH1\_ change in a defined sequence number.

\*4 When OD<31:0> or DAT<15:0> off delay is measured, a 400mV change from the loaded VOH/VOL level occurs.

No.	Parameter	MIN.	MAX.	UNIT	NOTE
<b>CPUPort Write Cycle</b>					
24	CE_ cycle time	80		ns	
25	CE_ width low	60		ns	
26	CE_ width high	20		ns	
27	HI_, PI_, FLI_ setup time to CE_	10		ns	* 5, 6, 7
28	HI_, PI_, FLI_ hold time after CE_	5		ns	* 5, 6, 7
29	DAT<15:0> setup time to CE_	5		ns	
30	DAT<15:0> hold time after CE_	10		ns	
31	ADD<7:0> setup time to CE_	5		ns	
32	ADD<7:0> hold time after CE_	10		ns	
33	R/W_ setup time to CE_	5		ns	
34	R/W_ hold time to CE_	10		ns	
35	CE_ low to FLO_ active		70	ns	* 8
36	CE_ high to FLO_ inactive	5		ns	* 8
37	CE_ low to HO_ active		70	ns	* 9
38	CE_ high to HO_ inactive	5		ns	* 9
39	CE_ low to PO_ active		100	ns	* 9
40	CE_ high to PO_ inactive	5		ns	* 9
<b>CPUPort Read Cycle</b>					
24	CE_ cycle time	80		ns	
25	CE_ width low	60		ns	
26	CE_ width high	20		ns	
27	HI_, PI_, FLI_ setup time to CE_	10		ns	*5, 6, 7
28	HI_, PI_, FLI_ hold time after CE_	5		ns	*5, 6, 7
31	ADD<7:0> setup time to CE_	5		ns	
32	ADD<7:0> hold time after CE_	10		ns	
33	R/W_ setup time to CE_	5		ns	
34	R/W_ hold time to CE_	10		ns	
35	CE_ low to FLO_ active		70	ns	* 8
36	CE_ high to FLO_ inactive	5		ns	* 8
37	CE_ low to HO_ active		70	ns	* 9
38	CE_ high to HO_ inactive	5		ns	* 9
39	CE_ low to PO_ active		100	ns	* 9
40	CE_ high to PO_ inactive	5		ns	* 9
41	CE_ low to DAT<15:0> active		20	ns	
42	DAT<15:0> valid from CE_		55	ns	
43	CE_ high to DAT<15:0> disable	5	15	ns	* 4

\*5 In the case of operations requiring a hit priority decision (See Table 9.7.1), hold time of the HI\_ is necessary.

\*6 In cases when the HSTAT register is read, setup and hold time of the PI\_ is necessary to be added to the HI\_.

\*7 In the case of operations requiring empty priority decision (See Table 9.7.1), setup and hold time of the FLI\_ is necessary.

\*8 In the case of operations which change an empty priority (See Table 9.7.1), the FLO\_ changes.

\*9 In the case of operations which change a hit priority (See Table 9.7.1), the HO\_ and PO\_ change.



No.	Parameter	MIN.	MAX.	UNIT	NOTE
<b>Pulse to pulse</b>					
44	WR active RD_ low	80		ns	* 10
45	WR inactive RD_ low	20		ns	* 10
46	WR active CE_ low	80		ns	* 11, 12
47	WR inactive CE_ low	20		ns	* 11, 12
48	RD_ low to WR active	80		ns	
49	RD_ high to WR active	20		ns	
50	RD_ low to CE_ low	80		ns	* 11, 12
51	RD_ high to CE_ low	20		ns	* 11, 12
52	CE_ low to WR active	80		ns	* 11, 12, 13
53	CE_ high to WR active	20		ns	* 11, 12, 13
54	CE_ low to RD_ low	80		ns	* 11, 12, 13
55	CE_ high to RD_ low	20		ns	* 11, 12, 13
56	RST_ high to CE_ low	20		ns	* 14
57	SQRST_ or CE_ (SSQRST command) high to WR active	20		ns	
58	WR active to SQRST_ or CE_ (SSQRST command) low	80		ns	
59	WR inactive to SQRST_ or CE_ (SSQRST command) low	20		ns	
60	SQRST_ or CE_ (SSQRST command) high to RD_ low	20		ns	
61	RD_ low to CE_ (SSQRST command) low to RD_ low	80		ns	
62	RD_ high to CE_ (SSQRST command) low to RD_ low	20		ns	

- \*10 In cases when the SP/TP\_ is pulled down (internal arbitration), the RD\_ pulses are ignored until the IP sequence is completed.
- \*11 Operations requiring hit priority decision (See Table 9.7.1) or access to the CAM table (See Table 4.3.1) are necessary to be executed after the Input Port cycle is completed.
- \*12 In cases when the SP/TP\_ is pulled down (internal arbitration) access to the CAM table (See Table 4.3.1) can only be executed when the mode of device is the CPU mode.
- \*13 In cases when the SWIOP command is used.
- \*14 Since the device has to be registered with the Device ID, and the Table Configuration must be executed immediately after the device reset operation with the RST\_ pulse, the device is accessed from the CPU Port with the CE\_. (Do not access the device from the Input Port or the Output Port with the WR or the RD\_.)

No.	Parameter	MIN.	MAX.	UNIT	NOTE
<b>Transition of IPBUSY_/OPACT_ and OPBUSY_/IPACT_</b>					
63	CE_ low to IPBUSY_/OPACT_, OPBUSY_/IPACT_ transition time		40	ns	* 15, 16, 17 18
64	CE_ high to IPBUSY_/OPACT_, OPBUSY_/IPACT_ transition time		30	ns	* 19
65	WR active to OPBUSY_/IPACT_ transition time		30	ns	* 20
66	WR inactive to OPBUSY_/IPACT_ transition time		30	ns	* 21
67	RD_ low to IPBUSY_/OPACT_ transition time		30	ns	* 22
68	RD_ high to IPBUSY_/OPACT_ transition time		30	ns	* 23
69	CE_ (SSQRST command) high to OPBUSY_/IPACT_ transition time		30	ns	
70	CE_ (SSQRST command) high to IPBUSY_/OPACT_ transition time		30	ns	

- \*15 In cases when the SP/TP\_ is pulled down (internal arbitration), both the IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_ pins become low level with the SRST command. This state indicates the mode of device is the CPU mode. In cases when the SP/TP\_ is pulled up (external arbitration), both the IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_ pins become high level with the SRST command.
- \*16 In cases when the SP/TP\_ is pulled down (internal arbitration), both the IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_ pins become high level with the SWIOP command. This state indicates that the mode of device is the IOP mode.
- \*17 In cases when the SP/TP\_ is pulled down (internal arbitration), both the IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_ pins become low level with the SWCPUP or SWCPUP\_IM command in the IOP mode. This state indicates that the mode of device is the CPU mode.
- \*18 In cases when the SP/TP\_ is pulled up (external arbitration), the mode transition commands (SWIOP, SWCPUP, SWCPUP\_IM, SWCPUP\_SQE) are not necessary.
- \*19 In cases when the SP/TP\_ is pulled down (internal arbitration), both the IPBUSY\_/OPACT\_ and OPBUSY\_/IPACT\_ pins become high level with the automatic SWIOP enabled and the stamp or append command execution. This state indicates that the mode of device is the IOP mode. In cases when the SP/TP\_ is pulled up (external arbitration), the automatic SWIOP function is not necessary to use.
- \*20 In the IP sequence start, and the IP sequence end with the BUSY bit of the CNTL register setting to "1."
- \*21 In the IP sequence end with the BUSY bit of the CNTL register setting to "0."
- \*22 In the OP sequence start, and the OP sequence end with the BUSY bit of the CNTL register setting to "1."
- \*23 In the OP sequence end with the BUSY bit of the CNTL register setting to "0."

No.	Parameter	MIN.	MAX.	UNIT	NOTE
<b>CPUInterrupt</b>					
71	CPUInterrupt to WR inactive	15		ns	* 24
72	WR inactive to IPBUSY_/OPACT_ transition time		30	ns	* 25
73	CPUInterrupt to WR active	15		ns	* 26
74	WR active to IPBUSY_/OPACT_ transition time		30	ns	* 27
75	CPUInterrupt to RD_ high	15		ns	* 24
76	RD_ high to OPBUSY_/IPACT_ transition time		30	ns	* 25
77	CPUInterrupt to RD_ low	15		ns	* 26
78	RD_ low to OPBUSY_/IPACT_ transition time		30	ns	* 27
<b>Device Reset and Sequence Pointer Reset</b>					
79	RST_ width low	40		ns	
80	SQRST_ width low	40		ns	
81	IPCH, OPCH setup time to SQRST_ or CE_ (SSQRST command) low	5		ns	* 28
82	IPCH, OPCH hold time after SQRST_ or CE_ (SSQRST command) low	15		ns	* 28
83	INSM<2:0> setup time to SQRST_ or CE_ (SSQRST command) low	5		ns	* 29
84	INSM<2:0> hold time after SQRST_ or CE_ (SSQRST command) low	15		ns	* 29
85	OPNS setup time to SQRST_ or CE_ (SSQRST command) low	5		ns	
86	OPNS hold time after SQRST_ or CE_ (SSQRST command) low	15		ns	
87	CE_ (SSQRST command) high to SH0, SH1 transition time		40	ns	* 30

\*24 In cases when the BUSY bit of the CNTL register is set to "0," CPU interrupt with the SWCPUP, SWCPUP\_IM, and SWCPUP\_SQE commands are recognized with the second edge of the WR or RD\_ pulses.

\*25 In cases when the BUSY bit of the CNTL register is set to "0," CPU interrupt with the SWCPUP, SWCPUP\_IM, and SWCPUP\_SQE commands are executed from the second edge of the WR or RD\_ pulses. The SWCPUP and SWCPUP\_SQE commands are executed in the last cycle of the IP/OP sequence. The SWCPUP\_IM command is executed in a cycle when the interrupt is recognized.

\*26 In cases when the BUSY bit of the CNTL register is set to "1," CPU interrupt with the SWCPUP, SWCPUP\_IM, and SWCPUP\_SQE commands are recognized with the first edge of the WR or RD\_ pulses.

\*27 In cases when the BUSY bit of the CNTL register is set to "1," CPU interrupt with the SWCPUP, SWCPUP\_IM, and SWCPUP\_SQE commands are executed from the first edge of the WR or RD\_ pulses. The SWCPUP and SWCPUP\_SQE commands are executed in the last cycle of the IP/OP sequence. The SWCPUP\_IM command is executed in a cycle when the interrupt is recognized.

\*28 In the case of the hardware channel selection.

\*29 In the case of the software channel selection.

\*30 The SH0\_ and SH1\_ pins are initialized to a high impedance state by the sequence pointer reset. The transition time to a high impedance state is measured when a 400mV change from the loaded VOH/VOL level occurs.


No.	Parameter	MIN.	MAX.	UNIT	NOTE
<b>Signal Propagation in the cascaded system</b>					
88	HL_, PI_ to HO_, PO_ transition time		20	ns	
89	FLI_ to FLO_ transition time		20	ns	
<b>HHA automatic output</b>					
90	WR to OD<31:0> transition time		115	ns	* 31


\*31 In the case of the IP sequence with the HHA automatic output.

Note : Characteristics are measured under the following conditions.


Input "H" level	2.8 V
Input "L" level	0.0 V
Input reference voltage	1.4V
Input signal through rate	1.0 ns/V
Output judgment level	V <sub>DD</sub> /2
Logical capacitance(C <sub>L</sub> )	50 pF
"H" level output loading current (I <sub>OH</sub> )	-4 mA
"L" level output loading current (I <sub>OL</sub> )	4 mA


### Test Loads






Input Port cycle






CPU Port write cycle




CPU Port read cycle









Pulse to pulse




Address Processor KE5B256B1






Pulse to pulse (cont'd)




IPBUSY\_/OPACT, OPBUSY\_/IPACT\_ transition from CE\_




OPBUSY\_/IPACT\_ transition from WR



IPBUSY\_/OPACT\_ transition from RD\_




(a) Sequence pointer reset operation in the middle of the IP sequence




(b) Sequence pointer reset operation in the middle of the OP sequence

Sequence pointer reset operation in the middle of the sequence




(a) BUSY bit = "0"




(b) BUSY bit = "1"

CPU interrupt in the middle of the IP sequence (SP/TP\_ pull down)




(a) BUSY bit = "0"




(b) BUSY bit = "1"

CPU interrupt in the middle of the OP sequence (SP/TP\_ pull down)






(a) Hardware reset




(b) Selection channel and start sequence number




(c) Initializes SH0\_, SH1\_ pins

Device reset and sequence pointer reset operation




Delay in a cascaded system



HHA automatic output

### 15. Package Outline



Unit:mm

Kawasaki LSI reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Kawasaki LSI does not assume any liability arising out of the application or use of any products or circuit described herein ; neither does it convey any license under its patent rights nor the rights of others. Kawasaki LSI products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Kawasaki LSI products could create a situation where personal injury or death may occur. Should Buyer purchase or use Kawasaki LSI products for any such unintended or unauthorized application, Buyer shall indemnify and hold Kawasaki LSI and its officers, employees subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Kawasaki LSI was negligent regarding the design or manufacture of the part.

• *For more information or questions about Kawasaki LSI CAM products contact:*

---

Kawasaki LSI U. S. A. Inc.

2570 North First Street, Suite # 301,

San Jose, CA 95131

Phone 408-570-0555

Fax 408-570-0567

Internet info@klsi.com

501 Edgewater Dr., Suite 510

Wakefield, MA 01880

Phone 617-224-4201

Fax 617-224-2503

---

*or*

Kawasaki Steel Corp.

Makuhari Techno Garden B5

1-3 Nakase Mihama-ku, Chiba 261-01, Japan

Phone 81-43-296-7432

Fax 81-43-296-7419

Internet klsi@lsidiv.kawasaki-steel.co.jp