

### Features

- 2.4A, 600V,  $R_{DS(on)} = 3.4\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 10.5 nC)
- Low  $C_{rss}$  ( typical 5 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability


TO-252



### Description

These N-Channel enhancement mode power field effect transistors are produced using Kersemi proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.



### Absolute Maximum Ratings

Symbol	Parameter	KSMD3N60	Unit
$V_{DSS}$	Drain-Source Voltage	600	V
$I_D$	Drain Current	- Continuous ( $T_C = 25^\circ C$ )	2.4
		- Continuous ( $T_C = 100^\circ C$ )	1.5
$I_{DM}$	Drain Current - Pulsed (Note 1)	9.6	A
$V_{GSS}$	Gate-Source voltage	$\pm 30$	V
$E_{AS}$	Single Pulsed Avalanche Energy (Note 2)	150	mJ
$I_{AR}$	Avalanche Current (Note 1)	2.4	A
$E_{AR}$	Repetitive Avalanche Energy (Note 1)	5.0	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
$P_D$	Power Dissipation ( $T_C = 25^\circ C$ )	- Derate above $25^\circ C$	50
			0.4
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ C$
$T_L$	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds	300	$^\circ C$

### Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	2.5	$^\circ C/W$
$R_{\theta JA}^*$	Thermal Resistance, Junction-to-Ambient*	--	50	$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	110	$^\circ C/W$

\* When mounted on the minimum pad size recommended (PCB Mount)

**Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
KSMD3N60C	KSMD3N60CTM	D-PAK	380mm	16mm	2500
KSMD3N60C	KSMD3N60CTF	D-PAK	380mm	16mm	2000







**Electrical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted






Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	600	--	--	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu A$ , Referenced to $25^\circ\text{C}$	--	0.6	--	$V/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 600V, V_{GS} = 0V$ $V_{DS} = 480V, T_C = 125^\circ\text{C}$	--	--	1 10	$\mu A$ $\mu A$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 30V, V_{DS} = 0V$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -30V, V_{DS} = 0V$	--	--	-100	nA
<b>On Characteristics</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10V, I_D = 1.2A$	--	2.8	3.4	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 40V, I_D = 1.2A$ (Note 4)	--	3.5	--	S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1.0\text{MHz}$	--	435	565	pF
$C_{oss}$	Output Capacitance		--	45	60	pF
$C_{rss}$	Reverse Transfer Capacitance		--	5	8	pF
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 300V, I_D = 3A$ $R_G = 25\Omega$	--	12	34	ns
$t_r$	Turn-On Rise Time		--	30	70	ns
$t_{d(off)}$	Turn-Off Delay Time		--	35	80	ns
$t_f$	Turn-Off Fall Time		(Note 4, 5)	--	35	80
$Q_g$	Total Gate Charge	$V_{DS} = 480V, I_D = 3A$ $V_{GS} = 10V$	--	10.5	14	nC
$Q_{gs}$	Gate-Source Charge		--	2.1	--	nC
$Q_{gd}$	Gate-Drain Charge		(Note 4, 5)	--	4.5	--
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current		--	--	3	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current		--	--	12	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.4A$	--	--	1.4	V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0V, I_S = 3A$ $di_F/dt = 100A/\mu s$	--	260	--	ns
$Q_{rr}$	Reverse Recovery Charge		(Note 4)	--	1.6	--




**NOTES:**



1. Repetitive Rating: Pulse width limited by maximum junction temperature
2.  $I_{AS} = 2.4A, V_{DD} = 50V, L = 47mH, R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 3A, di/dt \leq 200A/\mu s, V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$
5. Essentially Independent of Operating Temperature Typical Characteristics

## Typical Performance Characteristics



**Figure 1. On-Region Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**

**Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature**

**Figure 5. Capacitance Characteristics**

**Figure 6. Gate Charge Characteristics**


**Typical Performance Characteristics (Continued)**
**Figure 7. Breakdown Voltage Variation vs. Temperature**

**Figure 8. On-Resistance Variation vs. Temperature**

**Figure 9. Maximum Safe Operating Area**

**Figure 10. Maximum Drain Current vs. Case Temperature**

**Figure 11. Transient Thermal Response Curve**





**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching Test Circuit & Waveforms**


**Peak Diode Recovery dv/dt Test Circuit & Waveforms**


**Mechanical Dimensions  
D-PAK**



LAND PATTERN RECOMMENDATION



- NOTES: UNLESS OTHERWISE SPECIFIED
- A) ALL DIMENSIONS ARE IN MILLIMETERS.
  - B) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA & AB, DATED NOV. 1999.
  - C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
  - D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
  - E) DIMENSIONS L3,D,E1&D1 TABLE:
- |    | OPTION AA | OPTION AB |
|----|-----------|-----------|
| L3 | 0.89-1.27 | 1.52-2.03 |
| D  | 5.97-6.22 | 5.33-5.59 |
| E1 | 4.32 MIN  | 3.81 MIN  |
| D1 | 5.21 MIN  | 4.57 MIN  |
- F) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.