

# NCP81232

## Dual-Channel/Multi-Phase Controller for DrMOS

The NCP81232, a dual-channel/multi-phase synchronous buck controller, provides power management solutions for various applications supported by DrMOS. It has 8 programmable power-stage configurations, differential voltage and current sense, flexible power sequence programming, and comprehensive protections.

### Features

- $V_{in} = 4.5 \sim 20$  V with Input Feedforward
- Integrated 5.35 V LDO
- $V_{out} = 0.6$  V ~ 5.3 V
- $f_{sw} = 200k \sim 1.2$  MHz
- PWM Output Compatible to 3.3 V and 5 V DrMOS
- Flexible 8 Combinations of Power Stage Configurations (1~2 Output Rails, 1~4 Phases)
- DDR Power Mode Option
- Interleaved Operation
- Differential Output Voltage Sense
- Differential Current Sense Compatible for both Inductor DCR Sense and DrMOS  $I_{out}$
- 2 Enables with Programmable Input UVLO
- Programmable DrMOS Power Ready Detection (DRVON)
- 2 Power Good Indicators
- Comprehensive Fault Indicator
- Externally Programmable Soft Start and Delay Time
- Programmable Hiccup Over Current Protection
- Hiccup Under Voltage Protection
- Recoverable Over Voltage Protection
- Hiccup Over Temperature Protection
- Thermal Shutdown Protection
- QFN-40, 5x5 mm, 0.4 mm Pitch Package
- This is a Pb-Free Device


### Typical Applications

- Telecom Applications
- Server and Storage System
- Multiple Rail Systems
- DDR Applications



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)



QFN40  
CASE 485CR

### MARKING DIAGRAM




A = Assembly Location  
YY = Year  
WW = Work Week  
G = Pb-Free Package

### ORDERING INFORMATION

Device	Package	Shipping†
NCP81232MNTXG	QFN40 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NCP81232



**Figure 1. Pin Configuration**

## PIN DESCRIPTION

Pin	Name	Type	Description
1	VIN	Power Input	Power Supply Input. Power supply input pin of the device, which is connected to the integrated 5V LDO. 4.7 $\mu$ F or more ceramic capacitors must bypass this input to power ground. The capacitors should be placed as close as possible to this pin.
2	EN1	Analog Input	Enable 1. Logic high enables channel 1 and logic low disables channel 1. Input supply UVLO can be programmed at this pin for channel 1.
3	EN2	Analog Input	Enable 2. Logic high enables channel 2 and logic low disables channel 2. Input supply UVLO can be programmed at this pin for channel 2.
4	DRVON	Logic Input	Driver On. Logic high input means drivers' power is ready.
5	PGOOD1	Logic Output	Power GOOD 1. Open-drain output. Provides a logic high valid power good output signal, indicating the regulator's output is in regulation window of channel 1.
6	PGOOD2	Logic Output	Power GOOD 2. Open-drain output. Provides a logic high valid power good output signal, indicating the regulator's output is in regulation window of channel 2.
7	FAULT	Logic Output	Fault. Digital output to indicate fault mode.
8	DLY1	Analog Input	Delay 1. A resistor from this pin to GND programs delay time of soft start for channel 1.
9	DLY2 / DDR	Analog Input	Delay 2 / DDR. A resistor from this pin to GND programs delay time of soft start for channel 2. Short to GND to have DDR operation mode.
10	SS	Analog Input	Soft Start Time. A resistor from this pin to ground programs soft start time for both channels.
11	FSET	Analog Input	Frequency Selection. A resistor from this pin to ground programs switching frequency.
12	CNFG	Analog Input	Configuration. A resistor from this pin to ground programs configuration of power stages.
13	ILIMIT2	Analog Input	Limit of Current 2. Voltage at this pin sets over-current threshold for channel 2.

# NCP81232

## PIN DESCRIPTION

Pin	Name	Type	Description
14	OTP2 /REFIN	Analog Input	Over Temperature Protection 2 / Reference Input. Voltage at this pin sets over-temperature threshold for channel 2. Reference input pin in DDR mode.
15	COMP2	Analog Output	Compensation 2. Output pin of error amplifier of channel 2.
16	FB2	Analog Input	Feedback 2. Inverting input of internal error amplifier for channel 2.
17	DIFFOUT2	Analog Output	Differential Amplifier Output 2. Output pin of differential voltage sense amplifier of channel 2.
18	VSN2	Analog Input	Voltage Sense Negative Input 2. Inverting input of differential voltage sense amplifier of channel 2.
19	VSP2	Analog Input	Voltage Sense Positive Input 2. Non-inverting input of differential voltage sense amplifier of channel 2.
20	PWM4	Analog Output	PWM 4. PWM output of phase 4.
21	ISN4	Analog Input	Current Sense Negative Input 4. Inverting input of differential current sense amplifier of phase 4.
22	ISP4	Analog Input	Current Sense Positive Input 4. Non-inverting input of differential current sense amplifier of phase 4.
23	ISN3	Analog Input	Current Sense Negative Input 3. Inverting input of differential current sense amplifier of phase 3.
24	ISP3	Analog Input	Current Sense Positive Input 3. Non-inverting input of differential current sense amplifier of phase 3.
25	PWM3	Analog Output	PWM 3. PWM output of phase 3.
26	PWM2	Analog Output	PWM 2. PWM output of phase 2.
27	ISN2	Analog Input	Current Sense Negative Input 2. Inverting input of differential current sense amplifier of phase 2.
28	ISP2	Analog Input	Current Sense Positive Input 2. Non-inverting input of differential current sense amplifier of phase 2.
29	ISN1	Analog Input	Current Sense Negative Input 1. Inverting input of differential current sense amplifier of phase 1.
30	ISP1	Analog Input	Current Sense Positive Input 1. Non-inverting input of differential current sense amplifier of phase 1.
31	PWM1	Analog Output	PWM 1. PWM output of phase 1.
32	VSP1	Analog Input	Voltage Sense Positive Input 1. Non-inverting input of differential voltage sense amplifier of channel 1.
33	VSN1	Analog Input	Voltage Sense Negative Input 1. Inverting input of differential voltage sense amplifier of channel 1.
34	DIFFOUT1	Analog Output	Differential Amplifier Output 1. Output pin of differential voltage sense amplifier of channel 1.
35	FB1	Analog Input	Feedback 1. Inverting input of internal error amplifier for channel 1.
36	COMP1	Analog Output	Compensation 1. Output pin of error amplifier of channel 1.
37	OTP1	Analog Input	Over Temperature Protection 1. Voltage at this pin sets over-temperature threshold for channel 1.
38	ILIMIT1	Analog Input	Limit of Current 1. Voltage at this pin sets over-current threshold for channel 1.
39	VREF	Analog Output	Output of Reference. Output of 0.6 V reference. A 10nF ceramic capacitor bypasses this input to GND. This capacitor should be placed as close as possible to this pin.
40	VCC5V	Analog Power	Voltage Supply of Controller. Output of integrated 5.35V LDO and power supply input pin of control circuits. A 4.7 $\mu$ F ceramic capacitor bypasses this input to GND. This capacitor should be placed as close as possible to this pin.
41	THERM /GND	Analog Ground	Thermal Pad and Analog Ground. Ground of internal control circuits. Must be connected to the system ground.

# NCP81232




Figure 2. Typical Application Circuit for Dual Channel Applications (2 Phase + 2 Phase)

# NCP81232




Figure 3. Typical Application Circuit for Single Channel Applications (4 Phase)

# NCP81232




Figure 4. Typical Application Circuit for DDR Applications (3 Phase + 1 Phase)

# NCP81232




Figure 5. Typical Application Circuit for DrMOS with Integrated Current Sense and Temperature Sense

# NCP81232




Figure 6. Functional Block Diagram



# NCP81232

## MAXIMUM RATINGS

Rating	Symbol	Value		Unit
		Min	Max	
Power Supply Voltage to PGND	$V_{VIN}$		30	V
Supply Voltage VCC5V to GND	$V_{VCC5V}$	-0.3	6.5	V
VSNx to GND	$V_{VSN}$	-0.2	0.2	V
Other Pins to GND		-0.3	VCC5V + 0.3	V
Human Body Model (HBM) ESD Rating (Note 1)	ESD HBM		4000	V
Machine Model (MM) ESD Rating (Note 1)	ESD MM		400	V
Charge Device Mode (CDM) ESD Rating (Note 1)	ESD CDM		2000	V
Latch up Current: (Note 2) All pins, except digital pins Digital pins	$I_{LU}$	-100 -10	100 10	mA
Operating Junction Temperature Range (Note 3)	$T_J$	-40	125	°C
Operating Ambient Temperature Range	$T_A$	-40	100	°C
Storage Temperature Range	$T_{STG}$	-55	150	°C
Thermal Resistance Junction to Top Case (Note 4)	$R_{\Psi JC}$	5.0		°C/W
Thermal Resistance Junction to Board (Note 4)	$R_{\Psi JB}$	3.5		°C/W
Thermal Resistance Junction to Ambient (Note 4)	$R_{\theta JA}$	38		°C/W
Power Dissipation (Note 5)	$P_D$	2.63		W
Moisture Sensitivity Level (Note 6)	MSL	1		-

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device is ESD sensitive. Handling precautions are needed to avoid damage or performance degradation.
2. Latch up Current per JEDEC standard: JESD78 class II.
3. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
4. JEDEC standard JESD 51-7 (1S2P Direct-Attach Method) with 0 LFM. It is for checking junction temperature using external measurement.
5. The maximum power dissipation (PD) is dependent on input voltage, maximum output current and external components selected.  $T_A = 25^\circ\text{C}$ ,  $T_{J\_max} = 125^\circ\text{C}$ ,  $P_D = (T_{J\_max} - T_{amb}) / \theta_{JA}$
6. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

# NCP81232

**ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 12\text{ V}$ , typical values are referenced to  $T_A = 25^\circ\text{C}$ , Min and Max values are referenced to  $T_A$  from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------------	-----------------	--------	-----	-----	-----	------

## SUPPLY VOLTAGE

VIN Supply Voltage Range	(Note 7)	$V_{IN}$	4.5	12	20	V
VCC5V Under-Voltage (UVLO) Threshold	VCC5V falling	$V_{CCUV-}$	3.7			V
VCC5V OK Threshold	VCC5V rising	$V_{CCOK}$			4.3	V
VCC5V UVLO Hysteresis		$V_{CCHYS}$		260		mV

## VCC5V Regulator

Output Voltage	$6\text{ V} < V_{IN} < 20\text{ V}$ , $I_{VCC5V} = 15\text{ mA}$ (External), EN1 = EN2 = Low	$V_{CC}$	5.2	5.35	5.5	V
Load Regulation	$I_{VCC5V} = 5\text{ mA}$ to $25\text{ mA}$ (External), EN1 = EN2 = Low		-2.0	0.2	2.0	%
Dropout Voltage	$V_{IN} = 5\text{ V}$ , $I_{VCC5V} = 25\text{ mA}$ (External), EN1 = EN2 = Low	$V_{DO\_VCC}$			200	mV

## SUPPLY CURRENT

VIN Quiescent Current	EN1 high, 1 channel and 1 phase only EN1 and EN2 high, 2 channel and 2 phase per channel	$I_{QVIN}$	-	15 18	20 25	mA
VIN Shutdown Current	EN1 and EN2 low	$I_{sdVIN}$	-	8	10	mA

## REGULATION REFERENCE

Regulated Feedback Voltage	Include offset of error amplifier	$0^\circ\text{C}$ to $85^\circ\text{C}$	$V_{FB}$	596	600	604	mV
		$-40^\circ\text{C}$ to $125^\circ\text{C}$		594	600	606	

## REFERENCE OUTPUT

VREF Output Voltage	$I_{VREF} = 500\ \mu\text{A}$	$V_{VREF}$	594	600	606	mV
Load Regulation	$I_{VREF} = 0\text{ mA}$ to $2\text{ mA}$		-1.0		1.0	%

## DIFFERENTIAL VOLTAGE-SENSE AMPLIFIER

Input Common Mode Voltage Range	(Note 7)		-0.2		$V_{CC}-1.8$	V
Output Voltage Swing	(Note 7)				$V_{CC}-1.8$	V
DC Gain	$V_{SP}-V_{SN} = 0.6\text{ V}$ to $V_{CC}-1.8$	GAIN_DVA	0.995	1.0	1.005	V/V
-3dB Gain Bandwidth	$C_L = 20\text{ pF}$ to GND, $R_L = 10\text{ k}\Omega$ to GND (Note 7)	BW_DVA		10		MHz
Input Impedance	$V_{SP} - V_{SN} = 3.5\text{ V}$	$R_{VSEN}$	1.0			M $\Omega$
Input Bias Current	$V_{SP}, V_{SN} = 2.0\text{ V}$	$I_{VS}$	-400		400	nA
Input Offset Voltage	$V_{SP} - V_{SN} = 0.6\text{ V}$ to $V_{CC} - 1.8\text{ V}$ $-40^\circ\text{C}$ to $100^\circ\text{C}$ $-40^\circ\text{C}$ to $125^\circ\text{C}$	$V_{osCS}$	-1.3 -1.9		1.3 1.9	mV

## VOLTAGE ERROR AMPLIFIER

Open-Loop DC Gain	(Note 7)	$GAIN_{EA}$		80		dB
Unity Gain Bandwidth	(Note 7)	$GBW_{EA}$		20		MHz
Slew Rate	(Note 7)	$SR_{COMP}$		20		V/ $\mu\text{s}$
COMP Voltage Swing	$I_{COMP}(\text{source}) = 2\text{ mA}$	$V_{maxCOMP}$	3.2	3.4	-	V
	$I_{COMP}(\text{sink}) = 2\text{ mA}$	$V_{minCOMP}$	-	1.05	1.15	
FB, REFIN Bias Current	$V_{FB} = V_{REFIN} = 1.0\text{ V}$	$I_{FB}$	-400		400	nA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Guaranteed by design, not tested in production.

# NCP81232

**ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 12\text{ V}$ , typical values are referenced to  $T_A = 25^\circ\text{C}$ , Min and Max values are referenced to  $T_A$  from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------------	-----------------	--------	-----	-----	-----	------

## DIFFERENTIAL CURRENT-SENSE AMPLIFIER

DC Gain		GAIN <sub>CA</sub>		6		V/V
-3dB Gain Bandwidth	(Note 7)	BW <sub>CA</sub>		10		MHz
Input Common Mode Voltage Range	(Note 7)		-0.2		V <sub>CC</sub> +0.1	V
Differential Input Voltage Range	(Note 7)		-60	-	60	mV
Input Bias Current	ISP, ISN = 2.5 V	I <sub>CS</sub>	-100		100	nA

## SWITCHING FREQUENCY

Switching Frequency	Rfs = 2.7k Rfs = 5.1k Float Rfs = 8.2k Short to GND Rfs = 13k Rfs = 20k Rfs = 33k	F <sub>SW</sub>	180	200	220	kHz
			270	300	330	
			360	400	440	
			450	500	550	
			540	600	660	
			720	800	880	
			900	1000	1100	
			1080	1200	1320	
Source Current		I <sub>FS</sub>	45	50	55	μA

## SYSTEM RESET TIME

System Reset Time	Measured from EN to start of soft start with T <sub>DL</sub> = 0 ms	T <sub>RST</sub>	1.8	2.0	2.2	ms
-------------------	---	------------------	-----	-----	-----	----

## DELAY TIME

Delay Time	Float Rdl = 33k Rdl = 20k Rdl = 13k Rdl = 8.2k Rdl = 5.1k Rdl = 2.7k Short to GND (DLY1 Only) Short to GND (DDR Mode, DLY2 Only)	(Note 7)	T <sub>DL</sub>	-	0	-	ms
				0.9	1.0	1.1	
				1.8	2.0	2.2	
				2.7	3.0	3.3	
				3.6	4.0	4.4	
				7.2	8.0	8.8	
				10.8	12	13.2	
				18	20	22	
				-	T <sub>DL1</sub>	-	
Source Current			I <sub>DL</sub>	45	50	55	μA

## SOFT START TIME

Soft Start Time	OTP Configuration 1 (Note 7)	Rss = 13k Float Rss = 20k Rss = 33k	T <sub>SS</sub>	0.9	1.0	1.1	ms
				2.7	3.0	3.3	
				3.6	4.0	4.4	
				5.4	6.0	6.6	
	OTP Configuration 2 (Note 7)	Rss = 2.7k Short to GND Rss = 5.1k Rss = 8.2k		0.9	1.0	1.1	
				2.7	3.0	3.3	
				3.6	4.0	4.4	
				5.4	6.0	6.6	
Source Current			I <sub>SS</sub>	45	50	55	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Guaranteed by design, not tested in production.

# NCP81232

**ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 12\text{ V}$ , typical values are referenced to  $T_A = 25^\circ\text{C}$ , Min and Max values are referenced to  $T_A$  from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------------	-----------------	--------	-----	-----	-----	------

## CONFIGURATION

PWM Configuration	(Note 7)	Channel 1		Channel 2		
		PWM1	PWM2	PWM3	PWM4	
Float		PWM1, PWM2		PWM3, PWM4		
Rcnfg = 2.7k		PWM1, PWM2, PWM3		PWM4		
Rcnfg = 5.1k		PWM1, PWM2		PWM3, PWM4		
Short to GND		PWM1				
Rcnfg = 8.2k		PWM1, PWM2				
Rcnfg = 13k		PWM1, PWM2, PWM3				
Rcnfg = 20k		PWM1, PWM2, PWM3, PWM4				
Rcnfg = 33k						
Source Current		$I_{CNFG}$	45	50	55	$\mu\text{A}$

## PGOOD

PGOOD Startup Delay	Measured from end of Soft Start to PGOOD assertion	$T_{d\_PGOOD}$		100		$\mu\text{s}$
PGOOD Shutdown Delay	Measured from EN to PGOOD de-assertion			240		ns
PGOOD Low Voltage	$I_{PGOOD} = 4\text{ mA (sink)}$	$V_{IPGOOD}$	-	-	0.3	V
PGOOD Leakage Current	PGOOD = 5 V	$I_{lkgPGOOD}$	-	-	1.0	$\mu\text{A}$

## FAULT

FAULT Output High Voltage	$I_{source} = 0.5\text{ mA}$	$V_{FAULT\_H}$	$V_{CC} - 0.5$			V
FAULT Output Low Voltage	$I_{sink} = 0.5\text{ mA}$	$V_{FAULT\_L}$			0.5	V

## PROTECTIONS

Positive Current Limit Threshold	Measured from ILIMIT to GND	ISP-ISN = 50 mV	$V_{OCTH+}$	285	300	315	mV
		ISP-ISN = 20 mV		110	120	130	
Negative Current Limit Threshold	Measured from ILIMIT to GND (only active in non-latched OVP)	ISP-ISN = -50 mV	$V_{OCTH-}$	285	300	315	mV
		ISP-ISN = -20 mV		110	120	130	
Positive Over Current Protection (OCP) Debounce Time	(Note 7)				8 Cycles		$\mu\text{s}$
Under Voltage Protection (UVP) Threshold	Voltage from FB to GND	$V_{UVTH}$		500	510	520	mV
Under Voltage Protection (UVP) Hysteresis	Voltage from FB to GND	$V_{UVHYS}$			20		mV
Under Voltage Protection (UVP) Debounce Time	(Note 7)				1.5		us
Shutdown Time in Hiccup Mode	UVP (Note 7) OCP (Note 7) OTP (Note 7)				$12 \cdot T_{SS}$ $16 \cdot T_{SS}$ $8 \cdot T_{SS}$		ms
First-Level Over Voltage Protection (OVP_L) Threshold	Voltage from FB to GND	$V_{OVTH\_L}$		650	660	670	mV
First-Level Over Voltage Protection (OVP_L) Hysteresis	Voltage from FB to GND	$V_{LOVHYS}$			-20		mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Guaranteed by design, not tested in production.

# NCP81232

**ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 12\text{ V}$ , typical values are referenced to  $T_A = 25^\circ\text{C}$ , Min and Max values are referenced to  $T_A$  from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------------	-----------------	--------	-----	-----	-----	------

## PROTECTIONS

First-Level Over Voltage Protection (OVP_L) Debounce Time	(Note 7)			1.0		$\mu\text{s}$
Second-Level Over Voltage Protection (OVP_H) Threshold	Voltage from FB to GND	$V_{OVTH\_H}$	710	720	730	mV
Second-Level Over Voltage Protection (OVP_H) Hysteresis	Voltage from FB to GND	$V_{HOVHYS}$		-20		mV
Second-Level Over Voltage Protection (OVP_H) Debounce Time	(Note 7)			1.0		us
Offset Voltage of OTP Comparator	$V_{ILMT} = 200\text{ mV}$	$V_{OS\_OTP}$	-2		2	mV
OTP Source Current		$I_{OTP}$	9	10	11	$\mu\text{A}$
OTP Debounce Time	(Note 7)			160		ns
Thermal Shutdown (TSD) Threshold	(Note 7)	$T_{sd}$	140	165		$^\circ\text{C}$
Recovery Temperature Threshold	(Note 7)	$T_{rec}$		125		$^\circ\text{C}$
Thermal Shutdown (TSD) Debounce Time	(Note 7)			120		ns

## ENABLE

EN ON Threshold		$V_{EN\_TH}$	0.75	0.8	0.85	V
Hysteresis Source Current	VCC5V is OK	$I_{EN\_HYS}$	25	30	35	$\mu\text{A}$

## DRVON

DRVON ON Threshold		$V_{DRVON\_TH}$	0.75	0.8	0.85	V
Hysteresis Source Current	VCC5V is OK	$I_{DRVON\_HYS}$	25	30	35	$\mu\text{A}$

## PWM MODULATION

Minimum On Time	(Note 7)	$T_{on\_min}$			50	ns
Minimum Off Time	(Note 7)	$T_{off\_min}$	160			ns
0% Duty Cycle	COMP voltage when the PWM outputs remain Lo (Note 7)			1.3		V
100% Duty Cycle	COMP voltage when the PWM outputs remain HI, $V_{in} = 12.0\text{ V}$ (Note 7)			2.5		V
Ramp Feed – forward Voltage Range	(Note 7)		4.5		20	V

## PWM OUTPUT

PWM Output High Voltage	$I_{source} = 0.5\text{ mA}$	$V_{PWM\_H}$	$V_{CC}-0.2$			V
PWM Output Low Voltage	$I_{sink} = 0.5\text{ mA}$	$V_{PWM\_L}$			0.2	V
Rise and Fall Times	$C_L$ (PCB) = 50 pF, measured between 10% & 90% of $V_{CC}$ (Note 7)			10		ns
Leakage Current in Hi-Z Stage		$I_{LK\_PWM}$	-1.0		1.0	$\mu\text{A}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Guaranteed by design, not tested in production.

# NCP81232

**Table 1. RESISTOR OPTIONS FOR FUNCTION PROGRAMMING**

Resistance Range (k $\Omega$ )			Resistor Options (k $\Omega$ )				
Min	Typ	Max	$\pm 5\%$	$\pm 1\%$			
2.565	2.7	2.835	2.7	2.61	2.67	2.74	2.80
4.845	5.1	5.355	5.1	4.87	4.99	5.11	5.23
7.79	8.2	8.61	8.2	7.87	8.06	8.25	8.45
12.35	13	13.65	13	12.4	12.7	13	13.3
19	20	21	20	19.1	19.6	20	20.5
31.35	33	34.65	33	31.6	32.4	33.2	34

## DETAILED DESCRIPTION


### General

The NCP81232, a dual-channel/multi-phase synchronous buck controller, provides power management solutions for various applications supported by DrMOS. It has 8 programmable power-stage configurations, differential voltage and current sense, flexible power sequence programming, and comprehensive protections.

same channel are paralleled together in output of power stage with a common voltage-sense feedback. All the input pins of voltage sense and current senses in unused channel and phases can be left float. For single-channel configuration, EN2 pin is recommended to be pulled low to ground.

### Operation Modes

The NCP81232 has eight programmable operation configurations as shown in Figure 7. All the phases in the




**Figure 7. 8 Programmable Configurations and Interleaved Operation Among Phases**

### Soft Start


The NCP81232 has a soft start function and the soft start time is externally programmed at SS pin. The output starts to ramp up following a system reset period TRST and a

programmable delay time TDLY after the device is enabled and both VCC5V and DRVON are ready. The device is able to start up smoothly under an output pre-biased condition without discharging the output before ramping up.


# NCP81232



**Figure 8. Timing Diagrams of Power Up Sequence**



**Figure 9. Timing Diagram of Power Down Sequence**



**Figure 10. Timing Diagram of DRVON UVLO**






Figure 11. Enable, DRVON, and VCC UVLO

**Enable and Input UVLO**

The NCP81232 is enabled when the voltage at EN pin is higher than an internal threshold  $V_{EN\_TH} = 0.8$  V. A hysteresis can be programmed by an external resistor  $R_{EN}$  connected to EN pin as shown in Figure 12. The high threshold in ENABLE signal is

$$V_{EN\_H} = V_{EN\_TH} \quad (\text{eq. 1})$$

The low threshold in ENABLE signal is

$$V_{EN\_L} = V_{EN\_TH} - V_{EN\_HYS} \quad (\text{eq. 2})$$

The programmable hysteresis in ENABLE signal is

$$V_{EN\_HYS} = I_{EN\_HYS} \cdot R_{EN} \quad (\text{eq. 3})$$




Figure 12. Enable and Hysteresis Programming

A UVLO function for input power supply can be implemented at EN pins. As shown in Figure 13, the UVLO thresholds and hysteresis can be programmed by two external resistors.

$$V_{IN\_H} = \left( \frac{R_{EN1}}{R_{EN2}} + 1 \right) \cdot V_{EN\_TH} \quad (\text{eq. 4})$$

$$V_{IN\_L} = V_{IN\_H} - V_{IN\_HYS} \quad (\text{eq. 5})$$

$$V_{IN\_HYS} = I_{EN\_HYS} \cdot R_{EN1} \quad (\text{eq. 6})$$

# NCP81232




Figure 13. Enable and Input Supply UVLO Circuit

To avoid undefined operation, EN pins cannot be left float in applications.

## DDR Mode Operation




Figure 14. Block Diagram of DDR Mode Operation

If DLY2/DDR pin is shorted to GND before the NCP81232 starts up, as shown in Figure 14, the device is internally configured to operate in DDR mode. In DDR mode, the channel 1 provides power for VDDQ rail and the channel 2 provides power for VTT rail. The two enable pins need to be connected together, and the CNFG pin can be programmed to be one of the four dual-channel options (1+1, 2+1, 3+1, 2+2). The both channels have the same delay time programmed at DLY1 pin, and VTT rail always tracks with VDDQ/2. An external resistor divider, which is connected from DIFFOUT1 to GND, is employed to get 0.6V at REFIN pin in steady-state operation. Another

external resistor divider, which is connected from DIFFOUT2 to GND, is applied to obtain an expected VTT voltage considering FB2 voltage is 0.6V as REFIN.

In DDR mode, two channels have independent fault detections and protections but have hiccup together if anyone of them needs to start a hiccup.

## Output Voltage Sensing and Regulation

The NCP81233 has a differential voltage-sense amplifier. As shown in Figure 15, the remote voltage sensing points are connected to input pins VSP and VSN of the differential

voltage-sense amplifier via a resistor network composed by RVS1, RVS2, and RVS3.

In most of cases, RVS3 = 0 Ω or 100 Ω. To have enough operation headroom for the input pins of the differential amplifier, usually the input voltage VSP-VSN is designed to be not higher than 2.5 V. If V<sub>OUT</sub> > 2.5 V, VSP-VSN is divided down to be 2.5 V by the resistor network. With a given RVS2 like 1 kΩ, then the value of RVS1 can be obtained by

$$R_{VS1} = \frac{(V_{OUT} - 2.5) \cdot R_{VS3}}{2.5} - R_{VS3} \quad (\text{eq. 7})$$

If V<sub>OUT</sub> ≤ 2.5 V, RVS1 = 0 Ω and RVS2 can be left open.

DIFFOUT pin, the output of the differential amplifier, is fed to FB pin of the error amplifier in the same channel. The resistance of RFB1 between DIFFOUT and FB can be selected in a range from 500 Ω to 50 kΩ having a typical value of 10 kΩ. The resistance of RFB2 from FB to GND can be calculated by

$$R_{FB2} = \frac{0.6 \cdot R_{FB1}}{\frac{R_{VS2}}{R_{VS1} + R_{VS2} + R_{VS3}} - 0.6} \quad (\text{eq. 8})$$




Figure 15. Output Voltage Sensing and Regulation

### Over Voltage Protection (OVP)

A two-level recoverable over voltage protection is employed in the NCP81232, which is based on voltage

detection at FB pin. If FB voltage is over VOVTH\_L (660 mV typical) for more than 1us, the first over voltage protection OVPL is triggered and PGOOD is pulled low. In the meanwhile, all the high-side MOSFETs are turned off and all the low-side MOSFETs are turned on. A negative current protection in low-side MOSFETs is active in this protection level, and it turns off low-side MOSFET for at least 50 ns if negative current is over the limit. However, in a worse case that FB voltage rises to be over VOVTH\_H (720 mV typical) for more than 1us, the second level over voltage protection OVPH takes in charge. As same as the first level OVP, all the high-side MOSFETs are turned off and all the low-side MOSFETs are turned on, but the negative current protection is disabled. The over voltage protection can be cleared once FB voltage drops 20 mV lower than VOVTH\_L, and then the system comes back to normal operation.

OVPH detection starts from the beginning of soft-start time TSS and ends in shutdown and idle time of hiccup mode caused by other protections, while OVPL detection starts after PGOOD delay (Td\_PGOOD) is expired and ends at the same time as OVPH.


### Under Voltage Protection (UVP)

The NCP81232 pulls PGOOD low and turns off both high-side and low-side MOSFETs once FB voltage drops below VUVTH (540 mV typical) for more than 1.5 μs. Under voltage protection operates in a hiccup mode. A normal power up sequence happens after a hiccup interval.


UVP detection starts when PGOOD delay (Td\_PGOOD) is expired right after a soft start, and ends in shutdown and idle time of hiccup mode.

### Over Current Protection (OCP)

The NCP81232 senses phase currents by differential current sense amplifiers and provides a cycle-by-cycle over current protection for each phase. If OCP happens in all the phases of the same channel and lasts for more than 8 times of switching cycle, the channel shuts down and enters into a hiccup mode. The channel may enter into hiccup mode sooner due to the under voltage protection in a case if the output voltage drops down very fast.



(1) OTP Configuration 1



(2) OTP Configuration 2

Figure 16. Over-Current Protection and Over-Temperature Protection

The over-current threshold can be externally programmed at the ILIM pin for each channel. As shown in Figure 16 (1), a NTC resistor R<sub>NTC</sub> can be employed for temperature compensated over current protection. The peak current limit per phase can be calculated by

$$V_{ISP} - V_{ISN} = \frac{1}{6} \cdot \frac{R_{T3}}{R_{T1} + \frac{R_{T2} \cdot R_{NTC}}{R_{T2} + R_{NTC}} + R_{T3}} \cdot V_{REF} \quad (\text{eq. 9})$$

If no temperature compensation is needed, as shown in Figure 16 (2), the peak current limit per phase can be simply set by

$$V_{ISP} - V_{ISN} = \frac{1}{6} \cdot \frac{R_{ILIM2}}{R_{ILIM1} + R_{ILIM2}} \cdot V_{REF} \quad (\text{eq. 10})$$

OCP detection starts from the beginning of soft-start time TSS, and ends in shutdown and idle time of hiccup mode.

### Over Temperature Protection (OTP)

The NCP81232 provides over temperature protection for each channel. To serve different types of DrMOS, one of two internal configurations of OTP detection can be selected at SS pin combined with a soft start time programming.

With OTP Configuration 1, as shown in Figure 16 (1), the NTC resistor R<sub>NTC</sub> senses the hot-spot temperature and changes the voltage at ILMT pin. Both over-temperature threshold and hysteresis are externally programmed at OTP pin by a resistor divider. Once the voltage at ILMT pin is higher than the voltage at OTP pin, OTP trips and the channel is shut down. The channel will have a normal start up after a hiccup interval in condition that the temperature drops below the OTP reset threshold. The OTP assertion threshold V<sub>OTP</sub> and reset threshold V<sub>OTP\_RST</sub> can be calculated by

$$V_{OTP} = \frac{V_{REF} + I_{OTP\_HYS} \cdot R_{OTP1}}{1 + \frac{R_{OTP1}}{R_{OTP2}}} \quad (\text{eq. 11})$$

$$V_{OTP\_RST} = \frac{V_{REF} \cdot R_{OTP2}}{R_{OTP1} + R_{OTP2}} \quad (\text{eq. 12})$$

The corresponding OTP temperature TOTP and reset temperature TOTP\_RST can be calculated by

$$T_{OTP} = \frac{1}{\frac{\ln(R_{NTC}/R_{NTC})}{B} + \frac{1}{25+273.15}} - 273.15 \quad (\text{eq. 13})$$

$$T_{OTP\_RST} = \frac{1}{\frac{\ln(R_{NTC\_OTPRST}/R_{NTC})}{B} + \frac{1}{25+273.15}} - 273.15 \quad (\text{eq. 14})$$

where

$$R_{NTC\_OTP} = \frac{1}{\frac{1}{R_{T\_OTP} - R_{T1}} - \frac{1}{R_{T2}}} \quad (\text{eq. 15})$$

$$R_{NTC\_OTPRST} = \frac{1}{\frac{1}{R_{T\_OTPRST} - R_{T1}} - \frac{1}{R_{T2}}} \quad (\text{eq. 16})$$

$$R_{T\_OTP} = \left( \frac{V_{REF}}{V_{OTP}} - 1 \right) \cdot R_{T3} \quad (\text{eq. 17})$$

$$R_{T\_OTPRST} = \left( \frac{V_{REF}}{V_{OTP\_RST}} - 1 \right) \cdot R_{T3} \quad (\text{eq. 18})$$

With OTP Configuration 2, as shown in Figure 16 (2), the NCP81232 receives an external signal VT linearly representing temperature and compares to an internal 0.6 V reference voltage. If the voltage is over the threshold OTP

happens. The OTP assertion threshold VOTP and reset threshold VOTP\_RST in this configuration can be obtained by

$$V_{T\_OTP} = \left( 1 + \frac{R_{OTP1}}{R_{OTP2}} \right) \cdot 0.6 \quad (\text{eq. 19})$$

$$V_{T\_OTP\_RST} = \left( \frac{0.6}{R_{OTP2}} - I_{OTP\_HYS} \right) \cdot R_{OTP1} + 0.6 \quad (\text{eq. 20})$$

OTP detection starts from the beginning of soft-start time TSS, and ends in shutdown and idle time of hiccup mode.

### Thermal Shutdown (TSD)

The NCP81232 has an internal thermal shutdown protection to protect the device from overheating in an extreme case that the die temperature exceeds 150°C. TSD detection is activated when VCC5V and at least one of ENs are valid. Once the thermal protection is triggered, the whole chip shuts down and all PWM signals are in high impedance. If the temperature drops below 125°C, the system automatically recovers and a normal power sequence follows.

### FAULT Indicator

The NCP81232 has a comprehensive fault indicator by means of a cycle-by-cycle fault signal output from FAULT pin. Figure 17 shows a typical timing diagram of FAULT signal. FAULT signal is composed of ALEART and two portions of fault flags for the two channels, having a total cycle period of 36 μs. A corresponding fault flag is asserted to high once the fault happens. The periodic fault signal starts from the point where any fault has been confirmed and ends after PGOOD is asserted again. Note the last FAULT cycle has to be complete after PGOOD assertion.




Figure 17. Timing Diagram of FAULT Signal

### LAYOUT GUIDELINES

#### Electrical Layout Considerations

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Power Paths: Use wide and short traces for power paths (such as VIN, VOUT, SW, and PGND) in power stages to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- Power Supply Decoupling: The devices should be well decoupled by input capacitors and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission. Usually, a small low-ESL MLCC is placed very close to VIN and PGND pins.
- VCC Decoupling: Place decoupling caps as close as possible to VCC5V pin of the NCP81232 and VCCP pins of DrMOS.
- Switching Node: Each SW node in power stages should be a copper pour, but compact because it is also a noise source.
- Bootstrap: The bootstrap cap and an option resistor per phase need to be very close and directly connected between bootstrap pin and SW pin of DrMOS.
- Ground: It would be good to have separated ground planes for power ground PGND and analog ground GND and connect the two planes at one point.
- Voltage Sense: Use Kelvin sense pair and arrange a “quiet” path for the differential output voltage sense. Careful layout for multi-phase locations and output capacitor distribution would help to get even voltage ripple at the voltage sensing point, and have better current balance as well.
- Current Sense: Use Kelvin sense pair and arrange a “quiet” path for the differential current sense per phase. Careful layout for current sensing is critical for jitter minimization, accurate current limiting, and good current balance. The current-sense filter capacitors and resistors should be close to the controller. The temperature compensating thermistor should be placed as close as possible to the inductor. The wiring path should be kept as short as possible but well away from the switch nodes.
- Compensation Network: The small feedback capacitor from COMP to FB should be as close to the controller as possible. Keep the FB traces short to minimize their capacitance to ground.

### Thermal Layout Considerations







Good thermal layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- The exposed pads must be well soldered on the board.
- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around DrMOS and underneath the exposed pads to connect the inner ground layers to reduce thermal impedance.
- Use large area copper pour to help thermal conduction and radiation.
- Do not put the inductor to be too close to the DrMOS, thus the heat sources are decentralized.

# NCP81232

## PACKAGE DIMENSIONS

QFN40 5x5, 0.4P  
CASE 485CR  
ISSUE C




**DETAIL B  
ALTERNATE  
CONSTRUCTION**

**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSIONS: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

MILLIMETERS		
DIM	MIN	MAX
A	0.80	1.00
A1	---	0.05
A3	0.20 REF	
b	0.15	0.25
D	5.00 BSC	
D2	3.40	3.60
E	5.00 BSC	
E2	3.40	3.60
e	0.40 BSC	
L	0.30	0.50
L1	---	0.15
L2	0.12 REF	

**RECOMMENDED  
SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marketing.pdf](http://www.onsemi.com/site/pdf/Patent-Marketing.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

**PUBLICATION ORDERING INFORMATION**

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative