GeneSiC
SEMICONDUCTOR

Normally – OFF Silicon Carbide Junction Transistor

|		
V_{DS}	=	1200 V
$R_{DS(ON)}$	=	60 mΩ
$I_{D \ (Tc = 25°C)}$	=	45 A
$h_{FE \ (Tc = 25°C)}$	=	80

Features

- 175 °C Maximum Operating Temperature
- Gate Oxide Free SiC Switch
- Exceptional Safe Operating Area
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low Output Capacitance
- Positive Temperature Coefficient of $R_{DS,ON}$
- Suitable for Connecting an Anti-parallel Diode

Package

- RoHS Compliant

TO-263

Advantages

- Compatible with Si MOSFET/IGBT Gate Drive ICs
- > 20 μs Short-Circuit Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal Distortion
- High Amplifier Bandwidth

Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Table of Contents

Section I: Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit	Notes
Drain – Source Voltage	V_{DS}	$V_{GS} = 0$ V	1200	V	
Continuous Drain Current	I_D	$T_C = 25°C$	45	A	Fig. 17
Continuous Drain Current	I_D	$T_C = 145°C$	20	A	Fig. 17
Continuous Gate Current	I_G		1.3	A	
Turn-Off Safe Operating Area	RBSOA	$T_{VJ} = 175$ °C, Clamped Inductive Load	$I_{D,max} = 20$ @ $V_{DS} \leq V_{DSmax}$	A	Fig. 19
Short Circuit Safe Operating Area	SCSOA	$T_{VJ} = 175$ °C, $I_G = 1$ A, $V_{DS} = 800$ V, Non Repetitive	>20	μs	
Reverse Gate – Source Voltage	V_{SG}		30	V	
Reverse Drain – Source Voltage	V_{SD}		25	V	
Power Dissipation	P_{tot}	$T_C = 25$ °C / 145 °C, $t_p > 100$ ms	282 / 56	W	Fig. 16
Storage Temperature	T_{stg}		-55 to 175	°C	

Section II: Static Electrical Characteristics

Parameter	Symbol	Conditions	Value Min.	Value Typical	Value Max.	Unit	Notes
A: On State							
Drain – Source On Resistance	$R_{DS(ON)}$	I_D = 20 A, T_j = 25 °C I_D = 20 A, T_j = 125 °C I_D = 20 A, T_j = 175 °C		60 96 128		mΩ	Fig. 5
Gate On Voltage	$V_{GS,ON}$	I_D = 20 A, V_{DS} = 16 V, T_j = 25 °C I_D = 20 A, V_{DS} = 16 V, T_j = 175 °C		3.7 3.4		V	Fig. 4
DC Current Gain	h_{FE}	V_{DS} = 5 V, I_D = 20 A, T_j = 25 °C V_{DS} = 5 V, I_D = 20 A, T_j = 125 °C V_{DS} = 5 V, I_D = 20 A, T_j = 175 °C		80 50 43		–	Fig. 5
B: Off State							
Drain Leakage Current	I_{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V, T_j = 25 °C V_{DS} = 1200 V, V_{GS} = 0 V, T_j = 125 °C V_{DS} = 1200 V, V_{GS} = 0 V, T_j = 175 °C		0.1 0.1 1		µA	Fig. 6
Gate Leakage Current	I_{SG}	V_{SG} = 20 V, T_j = 25 °C		20		nA	
C: Thermal							
Thermal resistance, junction - case	R_{thJC}			0.53		°C/W	Fig. 20

Section III: Dynamic Electrical Characteristics

Parameter	Symbol	Conditions	Value Min.	Value Typical	Value Max.	Unit	Notes
A: Capacitance and Gate Charge							
Input Capacitance	C_{iss}	V_{GS} = 0 V, V_{DS} = 800 V, f = 1 MHz		3091		pF	Fig. 9
Reverse Transfer/Output Capacitance	C_{rss}/C_{oss}	V_{DS} = 800 V, f = 1 MHz		53		pF	Fig. 9
Output Capacitance Stored Energy	E_{OSS}	V_{GS} = 0 V, V_{DS} = 800 V, f = 1 MHz		17		µJ	Fig. 10
Effective Output Capacitance, time related	$C_{oss,tr}$	I_D = constant, V_{GS} = 0 V, V_{DS} = 0…800 V		96		pF	
Effective Output Capacitance, energy related	$C_{oss,er}$	V_{GS} = 0 V, V_{DS} = 0…800 V		70		pF	
Gate-Source Charge	Q_{GS}	V_{GS} = -5…3 V		23		nC	
Gate-Drain Charge	Q_{GD}	V_{GS} = 0 V, V_{DS} = 0…800 V		77		nC	
Gate Charge - Total	Q_G			100		nC	
B: Switching[1]							
Internal Gate Resistance – zero bias	$R_{G(INT-ZERO)}$	f = 1 MHz, V_{AC} = 50 mV, V_{DS} = 0 V, V_{GS} = 0 V, T_j = 175 ºC		1.7		Ω	
Internal Gate Resistance – ON	$R_{G(INT-ON)}$	V_{GS} > 2.5 V, V_{DS} = 0 V, T_j = 175 ºC		0.13		Ω	
Turn On Delay Time	$t_{d(on)}$	T_j = 25 ºC, V_{DS} = 800 V, I_D = 20 A, Resistive Load Refer to Section V for additional driving information.		30		ns	
Fall Time, V_{DS}	t_f			24		ns	Fig. 11, 13
Turn Off Delay Time	$t_{d(off)}$			21		ns	
Rise Time, V_{DS}	t_r			17		ns	Fig. 12, 14
Turn On Delay Time	$t_{d(on)}$	T_j = 175 ºC, V_{DS} = 800 V, I_D = 20 A, Resistive Load		26		ns	
Fall Time, V_{DS}	t_f			24		ns	Fig. 11
Turn Off Delay Time	$t_{d(off)}$			25		ns	
Rise Time, V_{DS}	t_r			16		ns	Fig. 12
Turn-On Energy Per Pulse	E_{on}	T_j = 25 ºC, V_{DS} = 800 V, I_D = 20 A, Inductive Load Refer to Section V.		505		µJ	Fig. 11, 13
Turn-Off Energy Per Pulse	E_{off}			46		µJ	Fig. 12, 14
Total Switching Energy	E_{tot}			551		µJ	
Turn-On Energy Per Pulse	E_{on}	T_j = 175 ºC, V_{DS} = 800 V, I_D = 20 A, Inductive Load		514		µJ	Fig. 11
Turn-Off Energy Per Pulse	E_{off}			41		µJ	Fig. 12
Total Switching Energy	E_{tot}			555		µJ	

[1] – All times are relative to the Drain-Source Voltage V_{DS}

# Section IV: Figures

A: Static Characteristic Figures

Figure 1: Typical Output Characteristics at 25 °C

Figure 2: Typical Output Characteristics at 125 °C

Figure 3: Typical Output Characteristics at 175 °C


Figure 4: Drain-Source Voltage vs. Gate Current

Figure 5: DC Current Gain and Normalized On-Resistance vs. Temperature

Figure 6: DC Current Gain vs. Drain Current

Figure 7: Typical Transfer Characteristics

Figure 8: Typical Blocking Characteristics

### B: Dynamic Characteristic Figures

Figure 9: Input, Output, and Reverse Transfer Capacitance



Figure 10: Output Capacitance Stored Energy

**Figure 11: Typical Switching Times and Turn On Energy Losses vs. Temperature**

Figure 12: Typical Switching Times and Turn Off Energy Losses vs. Temperature

Figure 13: Typical Switching Times and Turn On Energy Losses vs. Drain Current

Figure 14: Typical Switching Times and Turn Off Energy Losses vs. Drain Current

C: Device Derating Figures

Figure 15: Typical Hard Switched Device Power Loss vs. Switching Frequency [2]

Figure 16: Power Derating Curve

Figure 17: Drain Current Derating vs. Temperature

Figure 18: Forward Bias Safe Operating Area at T_c= 25 ^{o}C

[2] – Representative values based on device conduction and switching loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.

Figure 19: Turn-Off Safe Operating Area

Figure 20: Transient Thermal Impedance

Figure 21: Drain Current Derating vs. Pulse Width

Section V: Driving the GA20JT12-263

A: Gate Drive Theory of Operation

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 22.

**Figure 22: Idealized Gate Current Waveform**

A:1: Gate Currents, $I_{G,pk}$/-$I_{G,pk}$ and Voltages during Turn-On and Turn-Off

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge, Q_G, for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the gate-source capacitance, C_{GS}, and gate-drain capacitance, C_{GD}, are fully charged.

$$I_{G,on} * t_1 \geq Q_{gs} + Q_{gd}$$

As an example, an $I_{G,pon} \geq 3$ A is required to achieve a 25 ns V_{DS} fall time for a 800 V switching transition, due to the gate-drain charge, Q_{GD} of 77 nC for the GA20JT12-263. The $I_{G,pon}$ pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,on}$ pulse is affected by the parasitic inductances, L_{par} in the TO-263 package and drive circuit. A voltage developed across the parasitic inductance in the source path, L_s, can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the $V_{GS,ON}$ (see Figure 7) level to counter these effects.

A high negative peak current, -$I_{G,off}$ is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with V_{GS} = 0 V, a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

A:2: Steady On-State

After the device is turned on, I_G may be advantageously lowered to $I_{G,steady}$ for reducing unnecessary gate drive losses. The $I_{G,steady}$ is determined by noting the DC current gain, h_{FE}, of the device from Figures 5 and 6.

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D, DC current gain h_{FE}, and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:

$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T, I_D)} * 1.5$$

B: Gate Drive Implementation Examples

B:1: Using the IXYS IX2204 Gate Driver

The IXYS IX2204 is a dual output gate drive integrated circuit which can be used to drive an SJT transistor by supplying the required gate drive current I_G in a low-power gate drive solution. This configuration features an external gate capacitor, C_G, which creates the brief current peak $I_{G,on}$ during device turn-on and $I_{G,off}$ during turn-off for fast switching and an external gate resistor $R_{G(EXT)}$ to set the continuous gate current $I_{G,steady}$ required for the device to remain on. This configuration is shown in Figure 23 with further details provided below.


Figure 23: Gate drive configuration using an IXYS IX2204 gate drive IC.

Table 1: Recommended Component List for implementing the IX2204 based Gate Drive for the GA20JT12-263

Reference	Component	Description	Suggested Part
$R_{G(EXT)}$	Gate Resistance, External	2.2 Ω, 2 W	CRM2512-JW-2R2ELF
C_G	Gate Capacitance	10 nF	C1812C103J1GACTU
R_{CG}	Damping Resistor	1.0 Ω, 0.5 W	ERJ-1TYJ1R0U
D_{RG}	Silicon Schottky Diode	40 V, 2 A	SS24T3G
R_b	BJT Base Resistor	1.0 Ω, 0.5 W	ERJ-1TYJ1R0U
Q_{HA}, Q_{HB}	Current Boost NPN	40 V, 8 A, Silicon NPN BJT	MJD44H11
Q_{LA}, Q_{LB}	Current Boost PNP	40 V, 8 A, Silicon PNP BJT	MJD45H11
U1	Signal Isolator	Opto-Isolator –or– Transformer Isolator	ACPL-4800 / ADUM3210
X1	DC/DC Converter, V_{GH} Supply	V_{OUT} = +20 V, V_{IN} = +12 V, 2 W, V_{ISO} = 5.2 kV	MGJ2D122005SC
X2	DC/DC Converter, V_{GL} Supply	V_{OUT} = +5 V, V_{IN} = +12 V, 3 W, V_{ISO} = 3.0 kV	MEV3S1205SC
X3	DC/DC Converter, V_{EE} Supply	V_{OUT} = -5 V, V_{IN} = +12 V, 2 W, V_{ISO} = 5.2 kV	MGJ2D122005SC

B:2: Voltage Supply Selection

The IX2204 gate drive design requires three supply voltages V_{GH}, V_{GL}, and V_{EE} (listed in Table 2) optionally supplied through DC/DC converters. During device turn-on, V_{GH} charges the external capacitor C_G thereby delivering the narrow width, high current pulse $I_{G,on}$ to the SJT gate and charges the SJT's internal terminal capacitances C_{GD} and C_{GS}. For a given level of parasitic inductance in the gate circuit and SJT package, the rise time of $I_{G,on}$ is controlled by the choice of V_{GH} and C_G. During the steady on-state, V_{GL} in combination with the internal and external gate resistances provides a continuous gate current for the GA20JT12-263 to remain on. The V_{EE} supply sets the gate negative during turn-off and steady off-state for faster switching and to avoid spurious turn-on which may be caused by external circuit noise. The power rating of the voltage supplies should be adequate to meet the gate drive power requirements as determined by

$$P_{min,VGH} = \frac{1}{2} C_G V_{GH}^2 f_{sw}$$

$$P_{min,VEE} = \frac{1}{2} C_G V_{EE}^2 f_{sw}$$

$$P_{min,VGL} = V_{GL} I_{G,steady} D$$

Table 2: IX2204 Gate Drive Example Component List

Symbol	Parameter	Range	Typical
		Values	
V_{GH}	Supply Voltage, Driver Output A	15 – 20	+ 20.0
V_{GL}	Supply Voltage, Driver Output B	5.0 – 7.0	+ 5.0
V_{EE}	Negative Supply Voltage	-10 – GND	- 5.0

B:3: Gate Capacitor C_G Selection

Figure 24: Primary gate drive circuit passive components with series gate resistance Schottky rectifier.

An external gate capacitor C_G connected directly to the device gate pin delivers the positive current peak $I_{G,on}$ during device turn-on and the negative current peak $I_{G,off}$ during turn-off. A low value resistor R_{CG} is connected in series with C_G to damp potential high-frequency oscillation. A high value resistor R_{ch} in parallel with C_G sets the SJT gate to a defined potential (-V_{EE}) during steady off-state.

At device turn-on, C_G is pulled to V_{GH} which produces a transient peak of gate voltage and current. This current peak rapidly charges the internal SJT C_{GS} and C_{GD} capacitances. A Schottky diode, D_{RG}, in series with $R_{G(EXT)}$ blocks any C_G induced current from draining out through $R_{G(EXT)}$ and ensures that all of the charge within C_G flows only into the device gate, allowing for an ultra-fast device turn-on. During steady on-state, a potential of V_{GH} - V_{GS} = V_{GH} − 3 V is across C_G. When the device is turned off, C_G is pulled to negative V_{EE} and V_{GS} is pulled to a transient peak of $V_{GS,turn-off}$ = V_{EE} − (V_{GH} − 3 V), this induces the negative current peak $I_{G,off}$ out of the gate which discharges the SJT internal capacitances.

B:4: External Gate Resistor $R_{G(EXT)}$ Selection

An external gate resistor $R_{G(EXT)}$ connected directly to the SJT gate pin acts to deliver a continuous current $I_{G,steady}$ during steady on-state. The gate current is determined by:

$$I_{G,steady} = \frac{V_{GL} - V_{GS(FWD)} - V_{Sch}}{R_{G(EXT)} + R_{G(INT)}}$$

The on-state gate-source voltage $V_{GS(FWD)}$ can be approximated to 3 V and the Schottky on-state voltage V_{Sch} can be approximated to 0.3 V which simplifies the equation to:

$$I_{G,steady} = \frac{V_{GL} - 3.3V}{R_{G(EXT)} + R_{G(INT)}}$$

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D, DC current gain β, and a 50 % safety margin to avoid operating the device in saturation. $I_{G,steady}$ may also be approximated from the temperature dependent on-state curves of the device in Figures 1 – 3, provided that a 50 % increase is given.

Table 3: Passive Output Component List

Symbol	Parameter	Range	Typical	Units
		Values		
C_G	Gate Capacitor, External	5 – 20	10	nF
R_{CG}	Damping Resistor of Gate Capacitor	0.5 – 2.0	1.0	Ω
R_{ch}	Charging Resistor	500 – 10k	1k	Ω
$R_{G(EXT)}$	Gate Resistor, External	0.5 – 10	2.0	Ω
$R_{G(INT-ON)}$	Gate Resistance, Internal, On-State	0.05 – 0.2	0.13	Ω
D_{RG}	Schottky Diode of Gate Resistor	--	--	

B:5: Optional Gate Current Boost Network

An optional output totem-pole network may be attached to the IX2204 output pins as shown in Figure 23 using either silicon BJTs (shown) or MOSFETs. This configuration allows the IX2204 to directly drive the BJT bases or MOSFET gates and not supply the full peak and steady state gate current entering the SJT gate. The primary gate current delivery device is transferred to the discrete components which have higher power dissipation ratings than the IX2204.

B:6: Voltage Supply Isolation

The DC/DC supply voltage converters are suggested to provide isolation at a minimum of twice the working V_{DS} on the SJT transistor during off-state to provide adequate protection to circuitry external to the gate drive circuit. Suggested DC/DC converters have an isolation of 3.0 kV or greater. Alternatively, DC/DC converter galvanic isolation may be bypassed and direct connection of variable voltage supplies may be done, this may be convenient during testing and prototyping but carries risk and is not suggested for extended usage.


Figure 25: Typical DC/DC converter configuration

B:7: Signal Isolation

The gate supply signal is suggested to be isolated to twice the working V_{DS} on the SJT during off-state to provide adequate protection to circuitry external to the gate drive circuit. This may be done using opto or galvanic isolation techniques.

B:8: Additional Features

The IX2204 has additional functionality available which is unused in the given configuration. Desaturation detection and fault status monitoring may be implemented by un-grounding the DESAT, BLANK, and TRISTATE pins and configuring them as recommended in the IX2204 datasheet, available from IXYS. Active miller clamping is also available on other gate drive ICs which may also be desired in some SJT switching applications but is not required, refer to specific gate drive IC datasheets for more information.

C: Alternative Gate Drive ICs

The SJT transistor may be driven similarly to silicon IGBTs or MOSFETs in which a gate driver IC is used to supply positive gate current peaks to the device at turn-on and negative current peaks at turn-off. Table 4 features a partial list of alternative gate drive ICs which may be used; specific product information should be obtained from the individual product manufacturers.

**Table 4: Additional Commercial Gate Drivers Compatible with GA20JT12-263**

Manufacturer	Part Number	Features				
		Optical Signal Isolation	Desaturation Detection	Active Miller Gate Clamping[3]	High Side Capability	Number of Outputs
Avago Tech.	HCPL-316J	✓	✓	–	✓	1
Avago Tech.	HCPL-322J	✓	✓	✓	✓	1
IXYS	IXD_604	–	–	–	✓	2
IXYS	IXD_614	–	–	–	✓	1
Micrel	MIC4452YN	–	–	–	✓	1
Microsemi	LX4510	–	–	–	✓	1
Texas Instruments	UCC27322	–	–	–	✓	1

[3] – Active Miller Gate Clamping recommended for V_{EE} = GND switching applications as SJT and/or output BJT secondary gate discharge path.

GeneSiC
SEMICONDUCTOR

Section VI: Package Dimensions:

TO-263   PACKAGE OUTLINE

NOTE
1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History			
Date	Revision	Comments	Supersedes
2014/08/25	0	Initial release	

Section VII: SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (http://www.genesicsemi.com/images/products_sic/sjt/GA20JT12-263_SPICE.pdf) into LTSPICE (version 4) software for simulation of the GA20JT12-263.

```
*      MODEL OF GeneSiC Semiconductor Inc.
*
*      $Revision:   2.0            $
*      $Date:    25-AUG-2014       $
*
*      GeneSiC Semiconductor Inc.
*      43670 Trade Center Place Ste. 155
*      Dulles, VA 20166
*
*      COPYRIGHT (C) 2014 GeneSiC Semiconductor Inc.
*      ALL RIGHTS RESERVED
*
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
*
.model GA20JT12 NPN
+ IS       5.00E-47
+ ISE      1.26E-28
+ EG       3.23
+ BF       78
+ BR       0.55
+ IKF      5000
+ NF       1
+ NE       2
+ RB       3.09
+ IRB      0.006
+ RBM      0.101
+ RE       0.005
+ RC       0.050
+ CJC      752.4E-12
+ VJC      3.17
+ MJC      0.480
+ CJE      3.014E-09
+ VJE      3.568
+ MJE      0.538
+ XTI      3
+ XTB      -1.5
+ TRC1     8.500E-3
+ VCEO     1200
+ ICRATING 20
+ MFG      GeneSiC_Semiconductor
*
* End of GA20JT12 SPICE Model
```