


Bluetooth® low energy wireless network processor

Datasheet - production data



Features

- Bluetooth specification v4.0 compliant master and slave single-mode Bluetooth low energy network processor
- Embedded Bluetooth low energy protocol stack: GAP, GATT, SM, L2CAP, LL, RF-PHY
- Bluetooth low energy profiles provided separately
- Operating supply voltage: from 2.0 to 3.6 V
- 8.2 mA maximum TX current (@0 dBm, 3.0 V)
- Down to 1.7 µA current consumption with active BLE stack
- Integrated linear regulator and DC-DC stepdown converter
- Up to +8 dBm available output power (at antenna connector)
- Excellent RF link budget (up to 96 dB)
- Accurate RSSI to allow power control
- Proprietary application controller interface (ACI), SPI based, allows interfacing with an external host application microcontroller
- Full link controller and host security
- High performance, ultra-low power Cortex-M0 32-bit based architecture core

- On-chip non-volatile Flash memory
- · AES security co-processor
- Low power modes
- 16 or 32 MHz crystal oscillator
- 12 MHz ring oscillator
- 32 kHz crystal oscillator
- 32 kHz ring oscillator
- Battery voltage monitor and temperature sensor
- Compliant with the following radio frequency regulations: ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15, ARIB STD-T66
- Available in QFN32 (5 x 5 mm) and WLCSP34 (2.66 x 2.56 mm) packages
- Operating temperature range: -40 °C to 85 °C

Applications

- Watches
- Fitness, wellness and sports
- Consumer medical
- Security/proximity
- Remote control
- Home and industrial automation
- Assisted living
- Mobile phone peripherals
- · PC peripherals

Table 1. Device summary

Order code	Package Packing	
BLUENRGQTR	QFN32 (5 x 5 mm)	Tape and reel
BLUENRGCSP	WLCSP34 (2.66 x 2.56 mm)	Tape and reel

Contents

Contents

1	Desc	ription
2	Gene	eral description
3	Pin c	lescription 9
4	Appl	ication circuits
5	Abso	olute maximum ratings and thermal data
6	Gene	eral characteristics
7	Elect	rical specification
	7.1	Electrical characteristics
	7.2	RF general characteristics
	7.3	RF transmitter characteristics
	7.4	RF receiver characteristics
	7.5	High speed crystal oscillator (HSXOSC) characteristics
		7.5.1 High speed crystal oscillator (HSXOSC)
	7.6	Low speed crystal oscillator (LSXOSC) characteristics
	7.7	High speed ring oscillator (HSROSC) characteristics
	7.8	Low speed ring oscillator (LSROSC) characteristics
	7.9	N-fractional frequency synthesizer characteristics
	7.10	Auxiliary blocks characteristics
8	Bloc	k diagram and descriptions27
	8.1	Core, memory and peripherals
	8.2	Power management
	8.3	Clock management
	8.4	Bluetooth low energy radio
9	Oper	rating modes
10	Appl	ication controller interface



BlueNRG	Con	ntents
11	Package mechanical data	35
12	PCB assembly guidelines	40
13	Revision history	42



List of tables BlueNRG

List of tables

Table 1.	Device summary	1
Table 2.	Pinout description	10
Table 3.	External component list	. 14
Table 4.	Absolute maximum ratings	. 16
Table 5.	Thermal data	. 16
Table 6.	Recommended operating conditions	. 17
Table 7.	Electrical characteristics	. 18
Table 8.	RF general characteristics	20
Table 9.	RF Transmitter characteristics	21
Table 10.	RF receiver characteristics	22
Table 11.	High speed crystal oscillator characteristics	23
Table 12.	Low speed crystal oscillator characteristics	25
Table 13.	High speed ring oscillator characteristics	25
Table 14.	Low speed ring oscillator characteristics	25
Table 15.	N-fractional frequency synthesizer characteristics	26
Table 16.	Auxiliary blocks characteristics	26
Table 17.	SPI interface	28
Table 18.	BlueNRG operating modes	32
Table 19.	BlueNRG transition times	33
Table 20.	QFN32 (5 x 5 x 1 pitch 0.5 mm) mechanical data	. 37
Table 21.	WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) mechanical data	. 39
Table 22.	Flip Chip CSP (2.66 x 2.56 x 0.5 pitch 0.4 mm) package reflow profile recommendation	40
Table 23	Document revision history	42



BlueNRG List of figures

List of figures

Figure 1.	BlueNRG application block diagram	. 8
Figure 2.	BlueNRG pinout top view (QFN32)	
Figure 3.	BlueNRG pinout top view (WLCSP34)	. 9
Figure 4.	BlueNRG pinout bottom view (WLCSP34)	10
Figure 5.	BlueNRG application circuit: active DC-DC converter QFN32 package	12
Figure 6.	BlueNRG application circuit: non active DC-DC converter QFN32 package	13
Figure 7.	BlueNRG application circuit: active DC-DC converter WLCSP package	13
Figure 8.	BlueNRG application circuit: non active DC-DC converter WLCSP package	14
Figure 9.	Simplified block diagram of the amplitude regulated oscillator	24
Figure 10.	BlueNRG block diagram	27
Figure 11.	Power management strategy using LDO	29
Figure 12.	Power management strategy using step-down DC-DC converter	29
Figure 13.	Simplified state machine	32
Figure 14.	QFN32 (5 x 5 x 1 pitch 0.5 mm) drawing	36
Figure 15.	WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) drawing	38
Figure 16.	Flip Chip CSP (2.66 x 2.56 x 0.5 pitch 0.4 mm) package reflow profile recommendation.	40



DescriptionBlueNRG

1 Description

The BlueNRG is a very low power Bluetooth low energy (BLE) single-mode network processor, compliant with Bluetooth specification v4.0. The BlueNRG can act as master or slave. The entire Bluetooth low energy stack runs on the embedded Cortex M0 core. The non-volatile Flash memory allows on-field stack upgrading. The BlueNRG allows applications to meet of the tight advisable peak current requirements imposed with the use of standard coin cell batteries. The maximum peak current is only 10 mA at 1 dBm of output power. Ultra low-power sleep modes and very short transition times between operating modes allow very low average current consumption, resulting in longer battery life. The BlueNRG offers the option of interfacing with external microcontrollers using SPI transport layer.



2 General description

The BlueNRG is a single-mode Bluetooth low energy master/slave network processor, compliant with the Bluetooth specification v4.0.

It integrates a 2.4 GHz RF transceiver and a powerful Cortex-M0 microcontroller, on which a complete power-optimized stack for Bluetooth single mode protocol runs, providing:

- full master and slave role support
- GAP: central, peripheral, observer or broadcaster roles
- ATT/GATT: client and server
- SM: privacy, authentication and authorization
- L2CAP
- Link Layer: AES-128 encryption and decryption

An on-chip non-volatile Flash memory allows on-field Bluetooth low energy stack upgrade.

The BlueNRG is equipped with Bluetooth low energy profiles in C source code.

The device allows applications to meet of the tight advisable peak current requirements imposed with the use of standard coin cell batteries. If the high efficiency embedded DC-DC step-down converter is used, the maximum input current is only 15 mA at the highest output power (+8 dBm). Even if the DC-DC converter is not used, the maximum input current is only 29 mA at the highest output power, still preserving battery life.

Ultra low-power sleep modes and very short transition time between operating modes result in very low average current consumption during real operating conditions, providing very long battery life.

Two different external matching networks are suggested: standard mode (TX output power up to +5 dBm) and high power mode (TX output power up to +8 dBm).

The external host application processor, where the application resides, is interfaced with the BlueNRG through an application controller interface protocol which is based on a standard SPI interface.



General description BlueNRG

Application Processor Application Bluetooth Low Energy BlueNRG-N **Profiles** SPI Application
Controller Interface Application Controller Interface Bluetooth Low Energy Stack 2.4GHz Radio AM17561v1

Figure 1. BlueNRG application block diagram

BlueNRG Pin description


3 Pin description

The BlueNRG pinout is shown in *Figure 2*, *Figure 3* and *Figure 4*. In *Table 2* a short description of the pins is provided.

NO_SMPS SMPSFILT1 SMPSFILT2 RESETN VDD1V2 SPI_MOSI VBAT1 SPI_CLK SXTAL0 SPI_IRQ SXTAL1 **GND** TEST1 RF0 pad RF1 VBAT3 TEST2 VBAT2 TEST3 FXTAL0 TEST4 FXTAL1 VDD1V8 TEST9 TEST8 TEST7 AM17562v2

Figure 2. BlueNRG pinout top view (QFN32)

Figure 3. BlueNRG pinout top view (WLCSP34)



Note: Top view (balls are underneath).

Pin description BlueNRG

Figure 4. BlueNRG pinout bottom view (WLCSP34)




Table 2. Pinout description

Pins		Nama	I/O	Pagarintian
QFN32	WLCSP	Name	1/0	Description
1	E2	SPI_MOSI	I	SPI_MOSI
2	E1	SPI_CLK	I	SPI_CLK
3	D2	SPI_IRQ	0	SPI_IRQ
4	D1	TEST1	I/O	Test pin
5	C1	VBAT3	VDD	2.0-3.6 battery voltage input
6	C2	TEST2	I/O	Test pin connected to GND
7	B1	TEST3	I/O	Test pin connected to GND
8	B2	TEST4	I/O	Test pin connected to GND
9	A1	TEST5	I/O	Test pin connected to GND
10	В3	TEST6	I/O	Test pin connected to GND
11	A2	TEST7	I/O	Test pin connected to GND
12	A3	VDD1V8	0	1.8 V Digital core
13	A4	TEST8	I/O	Test pin not connected
14	A5	TEST9	I/O	Test pin not connected
15	B4	TEST11	I/O	Test pin not connected (QFN32) Test pin connected to GND (WLCSP)
16	B5	TEST12	I/O	Test pin not connected (QFN32) Test pin connected to GND (WLCSP)
17	A6	FXTAL1	I	16/32 MHz crystal
18	В6	FXTAL0	I	16/32 MHz crystal
19	-	VBAT2	VDD	2.0-3.6 battery voltage input
20	C6	RF1	I/O	Antenna + matching circuit
21	D6	RF0	I/O	Antenna + matching circuit
22	E6	SXTAL1	I	32 kHz Crystal

BlueNRG Pin description

Table 2. Pinout description (continued)

Pi	ns	Name	I/O	Deparintion	
QFN32	WLCSP	Name	1/0	Description	
23	E5	SXTAL0	I	32 kHz Crystal	
24	D5	VBAT1	VDD	2.0-3.6 battery voltage input	
25	E4	RESETN	ı	Reset and deep sleep control	
26	F6	SMPSFILT1	0	SMPS output	
27	-	NO_SMPS	I	Power management strategy selection	
28	F5	SMPSFILT2	I/O	SMPS input/output	
29	F3	VDD1V2	0	1.2 V digital core	
30	E3	TEST10	I/O	TEST pin connected to GND	
31	F2	SPI_CS	I	SPI_CS	
32	F1	SPI_MISO	0	SPI_MISO	
-	C3	GND	GND	Ground	
-	D3	GND	GND	Ground	
-	D4	GND	GND	Ground	
-	F4	SMPS-GND	GND	SMPS ground	

Application circuits BlueNRG

4 Application circuits

The schematics below are purely indicative. For more detailed schematics, please refer to the "Reference design" and "Layout guidelines" which are provided as separate documents.




Figure 5. BlueNRG application circuit: active DC-DC converter QFN32 package

57

BlueNRG Application circuits

2.0 V to 3.6 V Power Supply

C1

C3

Application MCU

SPI_MSS

SPI_MSS

SPI_MSS

SPI_MSS


SPI_MSS


SPI_CIX

SPI_RSS

SPI

Figure 6. BlueNRG application circuit: non active DC-DC converter QFN32 package





Application circuits BlueNRG




Figure 8. BlueNRG application circuit: non active DC-DC converter WLCSP package

Table 3. External component list

Component	Description	
C1	Decoupling capacitor	
C2	DC-DC converter output capacitor	
C3	DC-DC converter output capacitor	
C4	Decoupling capacitor for 1.2 V digital regulator	
C5	Decoupling capacitor for 1.2 V digital regulator	
C6	Decoupling capacitor	
C7	32 kHz crystal loading capacitor ⁽¹⁾	
C8	32 kHz crystal loading capacitor ⁽¹⁾	
C9	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode	
C10	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode	
C11	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode	
C12	Decoupling capacitor	
C13	Decoupling capacitor	

BlueNRG Application circuits

Table 3. External component list (continued)

Component	Description
C14	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode	
C16	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
C17	16/32 MHz crystal loading capacitor
C18	16/32 MHz crystal loading capacitor
C19	Decoupling capacitor for 1.8 V digital regulator
C20 Decoupling capacitor for 1.8 V digital regulator	
C21	RF balun/matching network capacitor High Performance, RF balun/matching network capacitor Standard mode
L1	DC-DC converter input inductor, Isat > 100 mA, Q > 25
L2	RF balun/matching network inductor High Performance RF balun/matching network inductor Standard mode
L3	RF balun/matching network inductor High Performance RF balun/matching network inductor Standard mode
L4	RF balun/matching network inductor High Performance RF balun/matching network inductor Standard mode
R1	Pull-down resistor on the SPI_IRQ line (can be replaced by the internal pull-down of the Application MCU)
XTAL1	32 kHz crystal (optional)
XTAL2	16/32 MHz crystal

Values valid only for the crystal NDK NX3215SA-32.768 kHz-EXS00A-MU00003. For other crystals refer to what specified in their datasheet.



5 Absolute maximum ratings and thermal data

Table 4. Absolute maximum ratings

Pin	Parameter	Value	Unit
5, 19, 24, 26, 28	DC-DC converter supply voltage input and output	-0.3 to +3.9	V
12, 29	DC voltage on linear voltage regulator	-0.3 to +3.9	V
1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 25, 27, 30, 31, 32	DC voltage on digital input/output pins	-0.3 to +3.9	V
13, 14, 15,16	DC voltage on analog pins	-0.3 to +3.9	V
17, 18, 22, 23	DC voltage on XTAL pins	-0.3 to +1.4	V
20, 21 ⁽¹⁾	DC voltage on RF pins	-0.3 to +1.4	V
T _{STG}	Storage temperature range	-40 to +125	°C
V _{ESD} -HBM	Electrostatic discharge voltage	±2.0	kV

^{1. +8} dBm input power at antenna connector in Standard mode, +11 dBm in High Power mode, with given reference design.

Note: Absolute maximum ratings are those values above which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referred to GND.

Table 5. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-amb}	Thermal resistance junction-ambient	34 (QFN32) 50 (WLCSP36)	°C/W
R _{thj-c}	Thermal resistance junction-case	2.5 (QFN32) 25 (WLCSP36)	°C/W

16/43 DocID025108 Rev 5

BlueNRG General characteristics

6 General characteristics

Table 6. Recommended operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{BAT}	Operating Battery supply voltage	2.0		3.6	V
T _A	Operating Ambient temperature range	-40		+85	°C

7 Electrical specification

7.1 Electrical characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} = 3.0 V. All performance data are referred to a 50 Ω antenna connector, via reference design, QFN32 package version.

Table 7. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Power con	sumption when DC-DC co	nverter active	•	-!!		
		Reset		5		nA
	S S 3 3	Standby (RAM2 OFF) Standby (RAM2 ON)		1.3		μA
		Sleep 32kHz XO ON (RAM2 OFF) 32kHz XO ON (RAM2 ON) 32kHZ RO ON (RAM2 OFF) 32kHZ RO ON (RAM2 ON)		1.7 2.4 2.8 3.5		μA
		Active CPU, flash and RAM off CPU, flash and RAM on		2 3.3		mA
		RX High Power mode RX Standard mode		7.7 7.3		mA
I _{BAT}	Supply current	TX Standard mode +5dBm 0dBm -2dBm -6dBm -9dBm -12dBm -12dBm -15dBm -18dBm TX High Power mode +8dBm +4dBm +2dBm -2dBm -5dBm -1dBm -1dBm -1dBm		11 8.2 7.2 6.7 6.3 6.1 5.9 5.8 15.1 10.9 9 8.3 7.7 7.1 6.8 6.6		mA

18/43 DocID025108 Rev 5

Table 7. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		Reset		5		nA
		Standby (RAM2 OFF)		1.4		1
		Standby (RAM2 ON)		2		μA
		Sleep				
		32kHz XO ON (RAM2 OFF)		1.7		
		32kHz XO ON (RAM2 ON)		2.4		μA
		32kHZ RO ON (RAM2 OFF)		2.8		
		32kHZ RO ON (RAM2 ON)		3.5		
		Active				mA
		CPU, flash and RAM off		2.3		111/
		RX High Power mode		14.5		mA
		RX Standard mode		14.3		IIIA
		TX Standard mode				
		+5dBm		21		
I_{BAT}	Supply current	0dBm		15.4		
		-2dBm		13.3		
		-6dBm		12.2		
		-9dBm		11.5		
		-12dBm		11		
		-15dBm		10.6		
		-18dBm		10.4		
		TX High Power mode				mA
		+8dBm		28.8		
		+4dBm		20.5		
		+2dBm		17.2		
		-2dBm		15.3		
		-5dBm		14		
		-8dBm		13		
		-11dBm		12.3		
		-11dBm		12.3		
		SPI_MOSI, SPI_CLK, SPI_IRQ an		-		
C _{IN}	Port I/O capacitance		1.29	1.38	1.67	pF
T _{RISE}	Rise time	0.1*VDD to 0.9*VDD, CL=50pF	5		19	ns
T _{FALL}	Fall time	0.9*VDD to 0.1*VDD, CL=50pF	6		22	ns
V _{IH}	Logic high level input voltage		0.65 VDD			
V_{IL}	Logic low level input voltage				0.35 VDD	
V_{OH}	High level output voltage (ULPI port)	VDD = 3.3 V	2.4			V
V _{OL}	Low level output voltage (ULPI port)	VDD = 3.3 V			0.4	V



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{IN}	Port I/O capacitance		1.29	1.38	1.67	pF
C _{IN}	Port I/O capacitance		1.29	1.38	1.67	pF
T _{RISE}	Rise time	0.1*VDD to 0.9*VDD, CL=50pF	5.05		18.5	ns
T _{FALL}	Fall time	0.9*VDD to 0.1*VDD, CL=50pF	5.647		21.93	ns
V _{IH}	Logic high level input voltage		0.65 VDD			
V _{IL}	Logic low level input voltage				0.35 VDD	

7.2 RF general characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V. All performance data are referred to a 50 Ω antenna connector, via reference design, QFN32 package version.

Table 8. RF general characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
FREQ	Frequency range		2400		2483.5	MHz
F _{CH}	Channel spacing			2		MHz
RF _{ch}	RF channel center frequency		2402		2480	MHz

7.3 RF transmitter characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} = 3.0 V. All performance data are referred to a 50 Ω antenna connector, via reference design, QFN32 package version.

Table 9. RF Transmitter characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
MOD	Modulation scheme			GFSI	<	
ВТ	Bandwidth-bit period product			0.5		
M _{index}	Modulation index		0.45	0.5	0.55	
DR	Air data rate			1		Mbps
ST _{acc}	Symbol time accuracy				50	ppm
P _{MAX}	Maximum Output Power High Power Standard mode	At antenna connector		+8 +5	+10 +7	dBm
P _{RFC}	Minimum Output Power High Power Standard mode			-15 -18		dB
P _{RFC}	RF power accuracy				±2	dB
P _{BW1M}	6 dB Bandwidth for modulated carrier (1 Mbps)	Using resolution bandwidth of 100kHz	500			kHz
P _{RF1}	1 st Adjacent channel transmit power 2 MHz	Using resolution bandwidth of 100 kHz and average detector			-20	dBm
P _{RF2}	2 nd Adjacent channel transmit Power >3MHz	Using resolution bandwidth of 100 kHz and average detector			-30	dBm
P _{SPUR}	Spurious emission	Harmonics included. Using resolution bandwidth of 1 MHz and average detector			-41	dBm
CF _{dev}	Center frequency deviation	During the packet and including both initial frequency offset and drift			±150	kHz
Freq _{drift}	Frequency drift	During the packet			±50	kHz
IFreq _{drift}	Initial carrier frequency drift				±20	kHz
DriftRate _{max}	Maximum drift rate				400	Hz/µs
Z _{LOAD}	Optimum differential load	Standard mode @ 2440 MHz High Power mode @ 2440 MHz		25.9 + j44.4 25.4 + j20.8		Ω



7.4 RF receiver characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V. All performance data are referred to a 50 Ω antenna connector, via reference design, QFN32 package version.

Table 10. RF receiver characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
RX _{SENS}	Sensitivity	BER <0.1%		-88		dBm
P _{SAT}	Saturation Standard mode High power mode	BER <0.1%	_	8 11		dBm
z _{IN}	Input differential impedance	Standard mode @ 2440 MHz High power mode @ 2440 MHz		31.4 - j26.6 28.8 - j18.5		Ω
	RF selectivity with	n BLE equal modulation on interferi	ing sig	nal		
C/I _{CO-} channel	Co-channel interference	Wanted signal=-67dBm, BER≤0.1%		9		dBc
C/I _{1 MHz}	Adjacent (+1 MHz) Interference	Wanted signal=-67dBm, BER≤0.1%		2		dBc
C/I _{2 MHz}	Adjacent (+2 MHz) Interference	Wanted signal=-67dBm, BER≤0.1%		-34		dBc
C/I _{3 MHz}	Adjacent (+3 MHz) Interference	Wanted signal=-67dBm, BER≤0.1%		-40		dBc
C/I _{≥4 MHz}	Adjacent (≥±4 MHz) Interference	Wanted signal=-67dBm, BER≤0.1%		-34		dBc
C/I≥6 MHz	Adjacent (≥±6 MHz Interference	Wanted signal=-67dBm BER≤0.1%] -	-45		dBc
C/I _{≥25 MHz}	Adjacent (≥±25 MHz) Interference	Wanted signal=-67dBm, BER≤0.1%		-64		dBc
C/I _{Image}	Image frequency Interference -2MHz	Wanted signal=-67dBm, BER≤0.1%		-20		dBc
C/I _{Image±1} MHz	Adjacent (±1 MHz) Interference to in-band image frequency -1MHz -3MHz	Wanted signal=-67dBm, BER≤0.1%		5 -25		dBc
Out of Bar	nd Blocking (Interfering signal C	N)				
C/I _{Block}	Interfering signal frequency 30 MHz – 2000 MHz	Wanted signal=-67dBm, BER≤0.1%, Measurement resolution 10 MHz			-30	dBm
C/I _{Block}	Interfering signal frequency 2003 MHz – 2399 MHz	Wanted signal=-67dBm, BER≤0.1%, Measurement resolution 3 MHz	-		-35	dBm

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C/I _{Block}	Interfering signal frequency 2484 MHz – 2997 MHz	Wanted signal=-67 dBm, BER≤0.1%, measurement resolution 3 MHz			-35	dBm
C/I _{Block}	Interfering signal frequency 3000 MHz – 12.75 GHz	Wanted signal=-67dBm, BER≤0.1%, measurement resolution 25 MHz	-		-30	dBm
Intermodul	lation characteristics (CW signal	at f ₁ , BLE interfering signal at f ₂)				
P_IM(3)	Input power of IM interferes at 3 and 6 MHz distance from wanted signal	Wanted signal=-64dBm, BER≤0.1%		-33		dBm
P_IM(-3)	Input power of IM interferes at -3 and -6 MHz distance from wanted signal	Wanted signal=-64dBm, BER≤0.1%		-43		dBm
P_IM(4)	Input power of IM interferes at ±4 and ±8 MHz distance from wanted signal	Wanted signal=-64dBm, BER≤0.1%	-	-33		dBm
P_IM(5)	Input power of IM interferes at ±5 and ±10 MHz distance from wanted signal	Wanted signal=-64dBm, BER≤0.1%		-33		dBm

Table 10. RF receiver characteristics (continued)

7.5 High speed crystal oscillator (HSXOSC) characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} = 3.0 V.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f _{NOM}	Nominal frequency			16/32		MHz
f _{TOL}	Frequency tolerance	Includes initial accuracy, stability over temperature, aging and frequency pulling due to incorrect load capacitance.			±50	ppm
ESR	Equivalent series resistance				100	Ω
P _D	Drive level				100	μW

Table 11. High speed crystal oscillator characteristics

7.5.1 High speed crystal oscillator (HSXOSC)

The BlueNRG includes a fully integrated, low power 16/32 MHz Xtal oscillator with an embedded amplitude regulation loop. In order to achieve low power operation and good frequency stability of the Xtal oscillator, certain considerations with respect to the quartz load capacitance C0 need to be taken into account. *Figure 9* shows a simplified block diagram of the amplitude regulated oscillator used on the BlueNRG.






Figure 9. Simplified block diagram of the amplitude regulated oscillator

Low power consumption and fast startup time is achieved by choosing a quartz crystal with a low load capacitance C0. A reasonable choice for capacitor C0 is 12 pF. To achieve good frequency stability, the following equation needs to be satisfied:

Equation 1

$$C_0 = \frac{C_1' * C_2'}{C_1' + C_2'}$$

Where C1'=C1+CPCB1+CPAD, C2'= C2+CPCB2+CPAD, where C1 and C2 are external (SMD) components, CPCB1 and CPCB2 are PCB routing parasites and CPAD is the equivalent small-signal pad-capacitance. The value of CPAD is around 0.5 pF for each pad. The routing parasites should be minimized by placing quartz and C1/C2 capacitors close to the chip, not only for an easier matching of the load capacitance C0, but also to ensure robustness against noise injection. Connect each capacitor of the Xtal oscillator to ground by a separate via.

24/43 DocID025108 Rev 5

7.6 Low speed crystal oscillator (LSXOSC) characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V.

Table 12. Low speed crystal oscillator characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f _{NOM}	Nominal frequency			32.768		kHz
f _{TOL}	Frequency tolerance	Includes initial accuracy, stability over temperature, aging and frequency pulling due to incorrect load capacitance.			±50	ppm
ESR	Equivalent series resistance				90	kΩ
P _D	Drive level				0.1	μW

Note: This values are the correct ones for NX3215SA-32.768 kHz-EXS00A-MU00003.

7.7 High speed ring oscillator (HSROSC) characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V, QFN32 package version.

Table 13. High speed ring oscillator characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f _{NOM}	Nominal Frequency			12	16	MHz

7.8 Low speed ring oscillator (LSROSC) characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V, QFN32 package version.

Table 14. Low speed ring oscillator characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
32 kHz ring	oscillator (LSROSC)					
f _{NOM}	Nominal frequency			37.4		kHz
f _{TOL}	Frequency tolerance				±500	ppm

7.9 N-fractional frequency synthesizer characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V, f_c = 2440 MHz.



Table 15. N-fractional frequency synthesizer characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		At ±1MHz offset from carrier		-113		dBc/Hz
PN _{SYNTH}		At ±3MHz offset from carrier		-119		dBc/Hz
	RF carrier phase noise	At ±6MHz offset from carrier		dBc/Hz		
		At ±25MHz offset from carrier		TBD		dBc/Hz
LOCK _{TIME}	PLL lock time				40	μs
TO _{TIME}	PLL turn on / hop time	Including calibration			150	μs

7.10 Auxiliary blocks characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} =3.0 V, f_c = 2440 MHz. QFN32 package version.

Table 16. Auxiliary blocks characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
	Analog temperature sensor						
T _{rERR}	Error in temperature	(after calibration)	-4	0	+4	°C	
T _{SLOPE}	Temperature coefficient			3.1		mV/°C	
T _{ICC}	Current consumption			10		μA	
T _{TS-OUT}	Output voltage level			1		V	
	Battery indi	cator and brown-out reset (BOF	₹)				
V _{BLT1}	Battery level thresholds 1			2.7		V	
V _{BLT2}	Battery level thresholds 2			2.5		٧	
V _{BLT3}	Battery level thresholds 3			2.3		V	
V _{BLT4}	Battery level thresholds 4			2.1		V	
A _{BLT}	Battery level thresholds accuracy				5	%	
V _{ABOR}	Ascending brown-out threshold			1.79		V	
V _{DBOR}	Descending brown-out threshold			1.73		V	

8 Block diagram and descriptions

A block diagram of the BlueNRG is shown in *Figure 10*. In the following subsections a short description of each module is given.




Figure 10. BlueNRG block diagram

8.1 Core, memory and peripherals

The BlueNRG contains an ARM Cortex-M0 microcontroller core that supports ultra-low leakage state retention mode and almost instantaneously returning to fully active mode on critical events.

The memory subsystem consists of 64 KB Flash, and 12 KB RAM. Flash is used for the M0 program. No RAM or FLASH resources are available to the external microcontroller driving the BlueNRG.

The application controller interface (ACI) uses a standard SPI slave interface as transport layer, basing in five physical wires:

- 2 control wires (clock and slave select)
- 2 data wires with serial shift-out (MOSI and MISO) in full duplex
- 1 wire to indicate data availability from the slave

Table 17. SFI Interface				
Name	Direction	Width	Description	
SPI_CS	In	1	SPI slave select = SPI enable.	
SPI_CLK	In	1 SPI clock (max 8 MHz).		
SPI_MOSI	In	1	Master output, slave input.	
SPI_MISO	Out	1	Master input, slave output.	
SPI IRQ	Out	ut 1 Slave has data for master.		

Table 17. SPI interface

All the SPI pins have an internal pull-down except for the CSN that has a pull-up. All the SPI pins, except the CSN, are in high impedance state during the low-power states. The IRQ pin needs a pull-down external resistor.

The BlueNRG integrates a temperature sensor to report the silicon temperature. The characteristics of the temperature sensor are defined in *Table 16*.

The device embeds a battery level detector to monitor the supply voltage. The characteristics of the battery level detector are defined in *Table 16*.

8.2 Power management

The BlueNRG integrates both a low dropout voltage regulator (LDO) and a step-down DC-DC converter, and one of them can be used to power the internal BlueNRG circuitry. However even when the LDO is used, the stringent maximum current requirements, which are advisable when coin cell batteries are used, can be met and further improvements can be obtained with the DC-DC converter at the sole additional cost of an inductor and a capacitor.

The internal LDOs supplying both the 1.8 V digital blocks and 1.2 V digital blocks require decoupling capacitors for stable operation.

Figure 11 and *Figure 12*, show the simplified power management schemes using LDO and DC-DC converter.

28/43 DocID025108 Rev 5





Figure 11. Power management strategy using LDO





8.3 Clock management

The BlueNRG integrates two low-speed frequency oscillators (LSOSC) and two High speed (16 MHz or 32 MHz) frequency oscillators (HSOSC).

The low frequency clock is used in Low Power mode and can be supplied either by a 32.7 kHz oscillator that uses an external crystal and guarantee up to ±50 ppm frequency tolerance, or by a ring oscillator with maximum ±500 ppm frequency tolerance, which does not require any external components.

The primary high frequency clock is a 16 MHz or 32 MHz crystal oscillator. There is also a fast-starting 12 MHz ring oscillator that provides the clock while the crystal oscillator is starting up. Frequency tolerance of high speed crystal oscillator is ±50 ppm.

The usage of the 16 MHz (or 32 MHz) crystal is strictly necessary.

8.4 Bluetooth low energy radio

The BlueNRG integrates a RF transceiver compliant to the Bluetooth specification and to the standard national regulations in the unlicensed 2.4 GHz ISM band.

The RF transceiver requires very few external discrete components. It provides 96 dB link budgets with excellent link reliability, keeping the maximum peak current below 15 mA.

In Transmit mode, the power amplifier (PA) drives the signal generated by the frequency synthesizer out to the antenna terminal through a very simple external network. The power delivered as well as the harmonic content depends on the external impedance seen by the PA.

The output power is programmable from -18 dBm to +8 dBm, to allow a user-defined power control system and to guarantee optimum power consumption for each scenario.

57

BlueNRG Operating modes

9 Operating modes

Several operating modes are defined for the BlueNRG:

- Reset mode
- Sleep mode
- Standby mode
- Active mode
- Radio mode
 - Receive Radio mode
 - Transmit Radio mode

In Reset mode, the BlueNRG is in ultra-low power consumption: all voltage regulators, clocks and the RF interface are not powered. The BlueNRG enters Reset mode by asserting the external reset signal. As soon as it is de-asserted, the device follows the normal activation sequence to transit to Active mode.

In Sleep mode either the low speed crystal oscillator or the low speed ring oscillator are running, whereas the high speed oscillators are powered down as well as the RF interface. The state of the BlueNRG is retained and the content of the RAM is preserved.

While in Sleep mode, the BlueNRG waits until an internal timer expires and then it goes into Active mode. The transition from Sleep mode to Active mode can also be activated through the SPI interface.

Standby mode and Sleep mode are equivalent but the low speed frequency oscillators are powered down. In Standby mode the BlueNRG can be activated through the SPI interface.

In Active mode the BlueNRG is fully operational: all interfaces, including SPI and RF, are active as well as all internal power supplies together with the high speed frequency oscillator. The MCU core is also running.

Radio mode differs from Active mode as also the RF transceiver is active and it is capable of either transmitting or receiving.

Figure 13 reports the simplified state machine:



Operating modes BlueNRG




Figure 13. Simplified state machine

Table 18. BlueNRG operating modes

State	Digital LDO	SPI	LSOSC	HSOSC	Core	RF synt.	RX chain	TX chain
Reset	OFF Register contents lost	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Standby	ON Register contents retained	ON	OFF	OFF	OFF	OFF	OFF	OFF
Sleep	ON Register contents retained	ON	ON	OFF	OFF	OFF	OFF	OFF
Active	ON Register contents retained	ON	-	ON	ON	OFF	OFF	OFF
RX	ON Register contents retained	ON	-	ON	ON	ON	ON	OFF
TX	ON Register contents retained	ON	-	ON	ON	ON	OFF	ON

BlueNRG Operating modes

Table 19. BlueNRG transition times

Transition	Maximum time	Condition
	1.5 ms	32 kHz not available
Reset-active (1)	7 ms	32 kHz RO
	94 ms	32 kHz XO
	0.42 ms	32 kHz not available
Standby-active (1)	6.2 ms	32 kHz RO
	93 ms	32 kHz XO
Sleep-active (1)	0.42 ms	
Active-RX	125 µs	Channel change
Active-ICA	61 µs	No channel change
Active-TX	131 µs	Channel change
Active-17	67 µs	No channel change
RX-TX or TX-RX	150 µs	

^{1.} These measurements are taken using NX3225SA-16.000 MHz-EXS00A-CS05997.

10 Application controller interface

The application controller interface is based on a standard SPI module with speeds up to 8 MHz. The application controller Interface defines a software protocol providing functions to access all the services offered by the layers of the embedded Bluetooth stack. The ACI commands are described in the BlueNRG ACI command interface document.

34/43 DocID025108 Rev 5

11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.






Figure 14. QFN32 (5 x 5 x 1 pitch 0.5 mm) drawing



Table 20. QFN32 (5 x 5 x 1 pitch 0.5 mm) mechanical data

Dim.		mm			
Dilli.	Min.	Тур.	Max.		
Α	0.80	0.85	1.00		
A1	0	0.02	0.05		
А3		0.20 REF			
b	0.25	0.25 0.25 0.30			
D		5.00 BSC			
E		5.00 BSC			
D2	3.2		3.70		
E2	3.2		3.70		
е		0.5 BSC			
L	0.30	0.40	0.50		
Ф	0°		14°		
К	0.20				






Figure 15. WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) drawing

1. The corner of terminal A1 must be identified on the top surface by using a laser marking dot see Figure 3.

577

Table 21. WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) mechanical data⁽¹⁾

	· · · · · · · · · · · · · · · · · · ·	.	'	
Dim.		- Notes		
Diiii.	Min.	Тур.	Max.	Notes
А			0.50	
A1		0.20		
b		0.27		(2)
D	2.50	2.56	2.58	(3)
D1		2.00		
E	2.60	2.66	2.68	(4)
E1		2.00		
е		0.40		
f		0.28		
g		0.33		
ccc			0.05	

^{1.} WLCSP stands for Wafer Level Chip Scale Package.

^{2.} The typical ball diameter before mounting is 0.25 mm.

^{3.} D = f + D1 + f.

^{4.} E = g + E1 + g.

12 PCB assembly guidelines

For Flip Chip mounting on the PCB, STMicroelectronics recommends the use of a solder stencil aperture of 330 x 330 μ m maximum and a typical stencil thickness of 125 μ m. Flip Chips are fully compatible with the use of near eutectic 95.8% Sn, 3.5% Ag, 0.7% Cu solder paste with no-clean flux. ST's recommendations for Flip Chip board mounting are illustrated on the soldering reflow profile shown in *Figure 16*.




Figure 16. Flip Chip CSP (2.66 x 2.56 x 0.5 pitch 0.4 mm) package reflow profile recommendation

Table 22. Flip Chip CSP (2.66 x 2.56 x 0.5 pitch 0.4 mm) package reflow profile recommendation

Profile	Value			
Profile	Тур.	Max.		
Temp. gradient in preheat (T = 70 – 180 °C)	0.9 °C/s	3 °C/s		
Temp. gradient (T = 200 – 225 °C)	2 °C/s	3 °C/s		
Peak temp. in reflow	240 - 245 °C	260 °C		
Time above 220 °C	60 s	90 s		
Temp. gradient in cooling	-2 to - 3 °C/s	-6 °C/s		
Time from 50 to 220 °C	160 to	220 s		

Dwell time in the soldering zone (with temperature higher than 220 °C) has to be kept as short as possible to prevent component and substrate damage. Peak temperature must not exceed 260 °C. Controlled atmosphere (N_2 or N_2H_2) is recommended during the whole reflow, especially above 150 °C.

Flip Chips are able to withstand three times the previous recommended reflow profile to be compatible with a double reflow when SMDs are mounted on both sides of the PCB plus one additional repair.

A maximum of three soldering reflows are allowed for these lead-free packages (with repair step included).

40/43 DocID025108 Rev 5



The use of a no-clean paste is highly recommended to avoid any cleaning operation. To prevent any bump cracks, ultrasonic cleaning methods are not recommended.



Revision history BlueNRG

13 Revision history

Table 23. Document revision history

Date	Revision	Changes
09-Aug-2013	1	Initial release.
07-Feb-2014	2	 Datasheet promoted from preliminary data to production data Added WLCSP34 package to Table 1: Device summary Deleted references to "low power ADC" throughout the document. Added pin information for the WLCSP package to Figure 3 on page 9, Table 2: Pinout description Updated Figure 5 and Figure 6 on page 13 Added Figure 7: BlueNRG application circuit: active DC-DC converter WLCSP package and Figure 8: BlueNRG application circuit: non active DC-DC converter WLCSP package Modified High Performance and Standard Mode values in Figure 3: External component list Changed all references the term "Slave" to "RAM2 OFF", and "Master" to "RAM2 ON" in Figure 7: Electrical characteristics Modified title of Table 16 Modified Figure 10.: BlueNRG block diagram Corrected error in typical BSC value for reference "e" in Table 20. Added WLCSP package drawing and dimensions data (Figure 15 and Table 21) Minor text corrections throughout the document.
19-Mar-2014	3	Added: - Figure 3 on page 9. Updated: - Figure 5 and Figure 6 on page 13, Figure 7 and Figure 8 on page 14.
21-Mar-2014	4	Added: - Section 12: PCB assembly guidelines on page 40.
17-Nov-2014	5	Updated: Table 2, Table 3, Table 5, Table 11, Table 12, Table 15, Section 7.7 and Section 8, Added: Section 7.5.1

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

