

UNISONIC TECHNOLOGIES CO., LTD

US3702


Preliminary

LINEAR INTEGRATED CIRCUIT

HIGH PERFORMANCE **CURRENT MODE POWER** SWITCH WITH ZERO CURRENT DETECTION

DESCRIPTION

The UTC US3702 is an integrated PWM controller and SenseFET specifically designed for switching operation with minimal external components. The UTC US3702 is designed to provide several special enhancements to satisfy the needs, for example, Power-Saving mode for low standby power (<0.3W), Frequency Hopping , Constant Output Power Limiting , Slope Compensation ,Over Current Protection (OCP), Over Voltage Protection (OVP), Over Load Protection (OLP), Under Voltage Lock Out (UVLO), Short Circuit Protection (SCP), Over Temperature Protection (OTP) etc. IC will be shutdown or can auto-restart in situations.




FEATURE

- * Internal high voltage SenseFET(700V)
- * Frequency hopping for Improved EMI performance.
- * Lower than 0.3W standby power design
- * Linearly decreasing frequency to 26KHz during light load
- * Internal soft start
- * Internal slope compensation
- * Constant power limiting for universal AC input range
- * Gate output maximum voltage clamp(15V)
- * Over temperature protection
- * Overload protection
- * Over voltage protection
- * Leading edge blanking
- * Cycle-by-cycle current limiting
- * Under voltage lock out
- * Short circuit protection


ORDERING INFORMATION

Ordering	Dealtone	Dooking		
Lead Free	Halogen Free	Package	Packing	
US3702L-D08-T	US3702G-D08-T	DIP-8	Tube	




www.unisonic.com.tw 1 of 9

MARKING




■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	SGND	Ground
2	PGND	MOSFET Ground
3	V _{CC}	Supply voltage
4	FB	Feedback
5	NC	
6	DRAIN	Power MOSFET drain
7	DRAIN	Power MOSFET drain
8	DRAIN	Power MOSFET drain

■ BLOCK DIAGRAM



Notes: OLP (Over Load Protection)

OVP (Over Voltage Protection)

OTP (Over Temperature Protection)

OCP (Over Current Protection)

UVLO (Under Voltage Latch-Out)

LEB (Led Edge Blanking)

■ ABSOLUTE MAXIMUM RATING (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	Vcc	30	V
Input Voltage to FB Pin	V_{FB}	-0.3~6.5	V
Junction Temperature	TJ	+150	°C
Operating Temperature	T _{OPR}	-40~+125	°C
Storage Temperature	T _{STG}	-50~+150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

OPERATING RANGE

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{CC}	7~23	V

■ ELECTRICAL CHARACTERISTICS (T_A=25°C, V_{CC}=15V, unless otherwise specified)

DADAMETED	CVMDOL	TECT CONDITIONS	NAINI	TVD	MAN	LINIT	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY SECTION							
Start Up Current	I _{ST}	$V_{CC} = V_{THD(ON)}-1V$		5	15	μΑ	
Supply Current with switch	I _{OP}	V _{FB} =4V GATE Without C _{LOAD}		2	3	mA	
UNDER-VOLTAGE LOCKOUT SECTION							
Start Threshold Voltage	$V_{THD(ON)}$		12	13.5	14	V	
Min. Operating Voltage	$V_{CC(MIN)}$		7	8	9	V	
CONTROL SECTION			•	•	•	•	

Feedback Source Current		I _{FB}	V _{FB} =0		2		mA
V _{FB} Open Level		V_{FBMAX}			5.0		V
Burst-Mode Out FB	Voltage	$V_{FB(OUT)}$	V _{CS} =0		1.2		V
Reduce-Frequency	end FB Voltage	$V_{FB(END)}$	V _{CS} =0		2.4		V
Burst-Mode Enter F	B Voltage	$V_{FB(IN)}$	V _{CS} =0		1.0		V
Switching	Normal initial		V _{FB} =4V	69	75	81	kHz
frequency	Power-Saving	$F_{(SW)}$	Before enter burst mode	20			kHz
Duty Cycle		D_{MAX}	V_{FB} =4 V , V_{CS} =0	70	75	80	%
Frequency Hopping		$\triangle F_{J(SW)}$		±3	±4.5	±6	%
Frequency Variation VS V _{CC} Deviation		F_{DV}	V _{CC} =10~20V			5	%
Frequency Variation VS Temperature Deviation		F_{DT}	T=-25~105°C			5	%
Soft-Start Time		T _{SoftS}		2	4	6	ms
PROTECTION SECTION							
OVP threshold		V _{OVP}	V _{FB} =4V		23		V
OLP threshold		$V_{FB(OLP)}$	V _{CS} =0		4.7		V
Delay Time Of OLP		T _{D-OLP}		35	65	95	ms
OTP threshold		T _(THR)		130	145		°C
CURRENT LIMITIN	IG SECTION						
Peak Current Limita	ation	I _{LIM}	V _{FB} =4.4V	1.06	1.2	1.34	Α
Threshold Voltage For Valley		I _{LIM-L}	V _{FB} =4.4V		1.14		Α

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER MOS-transistor SECTION						
Drain-Source Breakdown Voltage	V_{DSS}	V_{GS} =0V, I_D =250mA	700			V
Turn-on voltage between gate and source	V_{TH}	$V_{DS}=V_{GS}$, $I_{D}=250$ mA	2		4	V
Drain-Source Diode Continuous Source Current	Is				2	Α
Static Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =2.25A			5	Ω
Rise Time	T _R	V_{DD} =300V, I_{D} =4.0A R_{G} =25 Ω (Note 1,2)		45	100	NS
Fall Time	T _F			35	80	NS

Notes: 1. Pulse Test: Pulse width≤300µs, Duty cycle≤2%

2. Essentially independent of operating temperature

FUNCTIONAL DESCRIPTION

The internal reference voltages and bias circuit work at V_{CC}> V_{THD (ON)}, and shutdown at V_{CC}<V_{CC (MIN)}.

(1) Soft-Start

When every IC power on, driver output duty cycle will be decided by inter-slope voltage V_{SOFTS} and V_{CS} on current sense resistor at beginning. After the whole soft-start phase end, and driver duty cycle depend on V_{FB} and V_{CS} . The relation among V_{SOFTS} , V_{FB} and V_{OUT} as followed Fig.3. Furthermore, soft-start phase should end before V_{CC} reach V_{CC} (MIN) during V_{CC} power on. Otherwise, if soft-start phase remain not end before V_{CC} reach V_{CC} (MIN) during V_{CC} power on, IC will enter auto-restart phase and not set up V_{OUT} .




Fig.3 Soft-start phase

(2) Switching Frequency Set

The maximum switching frequency is set to75kHz. Switching frequency is modulated by output power P_{OUT} during IC operating. At no load or light load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. So lower Switching frequency at lower load, which more and more improve IC's efficiency at light load. At from no load to light load condition, The IC will operate at from Burst mode to Reducing Frequency Mode. The relation curve between f_{SW} and $P_{OUT}/P_{OUT (MAX)}$ as followed Fig.4.




Fig. 4 The relation curve between f_{SW} and relative output power $P_{OUT}/P_{OUT\,(MAX)}$

■ FUNCTIONAL DESCRIPTION(Cont.)

(3) Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation, this greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

(4) Frequency Hopping For EMI Improvement

The Frequency hopping is implemented in the IC; there are two oscillators built-in the IC. The first oscillator is to set the normal switching frequency; the switching frequency is modulated with a period signal generated by the 2nd oscillator. The relation between the first oscillator and the 2nd oscillator as followed Fig.5. So the tone energy is evenly spread out, the spread spectrum minimizes the conduction band EMI and therefore eases the system design in meeting stringent EMI requirement.




Fig. 5 Frequency Hopping

(5) Constant Output Power Limit

When the primary current, across the primary wind of transfer, reaches the limit current, around 1.2A, the output GATE drive will be turned off after a small propagation delay t_D . This propagation delay will introduce an additional current proportional to $t_D \times V_{IN}/Lp$. Since the propagation delay is nearly constant regardless of the input line voltage V_{IN} . Higher input line voltage will result in a larger additional current and hence the output power limit is also higher than that under low input line voltage. To compensate for this output power limit variation across a wide AC input range, the limit current in primary winding is adjusted by adding a positive ramp. This ramp signal rises from 1.14A to 1.2A, and then flattens out at 1.2A. A smaller limit current forces the output GATE drive to terminate earlier. This reduces the total PWM turn-on time and makes the output power equal to that of low line input. This proprietary internal compensation ensures a constant output power limit for a wide AC input voltage range (90VAC~264VAC).

(6) Protection section

The IC takes on more protection functions such as OLP, OVP and OTP etc. In case of those failure modes for continual blanking time, the driver is shut down. At the same time, IC enters auto-restart, V_{CC} power on and driver is reset after V_{CC} power on again.


OLP

After power on, IC will shutdown driver if over load state occurs for continual $T_{D\text{-}OLP}$. OLP case as followed Fig. 6. The test circuit as followed Fig.8

OVP

OVP will shutdown the switching of the power MOSFET whenever $V_{CC} > V_{OVP}$. The OVP case as followed Fig.7. the test circuit as followed Fig.9.

■ FUNCTIONAL DESCRIPTION(Cont.)



V_{CC}(MIN)

Driver
ON/OFF

Vout

Fig.6 OLP case

Fig.7 OVP case




Fig.8 OLP test circuit

Fig.9 OVP test circuit

ОТР

OTP will shut down driver when junction temperature $T_J > T_{(THR)}$ for continual a blanking time.

(7) Driver Output Section

The driver-stage drives the gate of the MOSFET and is optimized to minimize EMI and to provide high circuit efficiency. This is done by reducing the switch on slope when reaching the MOSFET threshold. This is achieved by a slope control of the rising edge at the driver's output. The output driver is clamped by an internal 15V Zener diode in order to protect power MOSFET transistors against undesirable gate over voltage.

(8) Inside power switch MOS transistor

Specific power MOS transistor parameter is as "POWER MOS TRANSISTOR SECTION" in electrical characteristics table.

 V_{DD}

33n

■ TYPICAL APPLICATION CIRCUIT




Fig.10 UTC US3702 Typical Application Circuit

DESIGNATOR PART TYPE DESIGNATOR **PART TYPE DESIGNATOR** PART TYPE C1 33µF R1 2.2ΜΩ D1 FR107 C2 202pF R2 2.2ΜΩ D2 SB540 C3 22µF R3 100KΩ D3 RS1D IC1 US3702 C4 470µF R4 1ΜΩ 15Ω IC2 PC-817 C5 470µF R5 C6 0.1µF R6 820Ω IC3 TL431 C7 102pF R7 1ΚΩ YC1 222 C8 0.001µF 22ΚΩ T1 R8 EE25 C9 0.1µF R9 22ΚΩ L1 UU10.5 C10 220µF R10 15~25MΩ L2 2µH C11 1µF (Optional) 68KΩ F1 2A/250V R11 7D471K R12 2ΚΩ ZNR1 TR1 SCK102R55A XC1 334/275V

Table1. Components reference description for UTC US3702 application circuit

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

KBP205

BD1