

74HC164-Q100; 74HCT164-Q100

8-bit serial-in, parallel-out shift register

Rev. 1 — 16 August 2013

Product data sheet

1. General description

The 74HC164-Q100; 74HCT164-Q100 is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$ and from $-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$
- Input levels:
 - ◆ For 74HC164-Q100: CMOS level
 - ◆ For 74HCT164-Q100: TTL level
- Gated serial data inputs
- Asynchronous master reset
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ MIL-STD-883, method 3015 exceeds 2000 V
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V ($C = 200\text{ pF}$, $R = 0\text{ }\Omega$)
- Multiple package options



3. Ordering information

Table 1. Ordering information

| Type number | Package | | | Version |
|-----------------------------------|-------------------|----------|--|----------|
| | Temperature range | Name | Description | |
| 74HC164D-Q100 74HCT164D-Q100 | -40 °C to +125 °C | SO14 | plastic small outline package; 14 leads; body width 3.9 mm | SOT108-1 |
| 74HC164PW-Q100 74HCT164PW-Q100 | -40 °C to +125 °C | TSSOP14 | plastic thin shrink small outline package; 14 leads; body width 4.4 mm | SOT402-1 |
| 74HC164BQ-Q100 74HCT164BQ-Q100 | -40 °C to +125 °C | DHVQFN14 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm | SOT762-1 |

4. Functional diagram





Fig 3. Logic diagram




Fig 4. Functional diagram

5. Pinning information

5.1 Pinning




Fig 5. Pin configuration SO14 and TSSOP14

Fig 6. Pin configuration DHVQFN14

5.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|------------------------|----------------------------|---|
| DSA | 1 | data input |
| DSB | 2 | data input |
| Q0 to Q7 | 3, 4, 5, 6, 10, 11, 12, 13 | output |
| GND | 7 | ground (0 V) |
| CP | 8 | clock input (LOW-to-HIGH, edge-triggered) |
| $\overline{\text{MR}}$ | 9 | master reset input (active LOW) |
| V _{CC} | 14 | positive supply voltage |

6. Functional description

Table 3. Function table^[1]

| Operating modes | Input | | | | Output | |
|-----------------|------------------------|----|-----|-----|--------|----------|
| | $\overline{\text{MR}}$ | CP | DSA | DSB | Q0 | Q1 to Q7 |
| Reset (clear) | L | X | X | X | L | L to L |
| Shift | H | ↑ | l | l | L | q0 to q6 |
| | H | ↑ | l | h | L | q0 to q6 |
| | H | ↑ | h | l | L | q0 to q6 |
| | H | ↑ | h | h | H | q0 to q6 |

[1] H = HIGH voltage level
 h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
 L = LOW voltage level
 l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
 q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition
 ↑ = LOW-to-HIGH clock transition

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|-------------------------|--|-------|------|------|
| V_{CC} | supply voltage | | -0.5 | +7 | V |
| I_{IK} | input clamping current | $V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$ | [1] - | ±20 | mA |
| I_{OK} | output clamping current | $V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$ | [1] - | ±20 | mA |
| I_O | output current | $-0.5\text{ V} < V_O < V_{CC} + 0.5\text{ V}$ | - | ±25 | mA |
| I_{CC} | supply current | | - | 50 | mA |
| I_{GND} | ground current | | -50 | - | mA |
| T_{stg} | storage temperature | | -65 | +150 | °C |
| P_{tot} | total power dissipation | | [2] - | 500 | mW |

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

For TSSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN14 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

| Symbol | Parameter | Conditions | 74HC164-Q100 | | | 74HCT164-Q100 | | | Unit |
|---------------------|-------------------------------------|-------------------------|--------------|------|----------|---------------|------|----------|------|
| | | | Min | Typ | Max | Min | Typ | Max | |
| V_{CC} | supply voltage | | 2.0 | 5.0 | 6.0 | 4.5 | 5.0 | 5.5 | V |
| V_I | input voltage | | 0 | - | V_{CC} | 0 | - | V_{CC} | V |
| V_O | output voltage | | 0 | - | V_{CC} | 0 | - | V_{CC} | V |
| T_{amb} | ambient temperature | | -40 | +25 | +125 | -40 | +25 | +125 | °C |
| $\Delta t/\Delta V$ | input transition rise and fall rate | $V_{CC} = 2.0\text{ V}$ | - | - | 625 | - | - | - | ns/V |
| | | $V_{CC} = 4.5\text{ V}$ | - | 1.67 | 139 | - | 1.67 | 139 | ns/V |
| | | $V_{CC} = 6.0\text{ V}$ | - | - | 83 | - | - | - | ns/V |

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | 25 °C | | | -40 °C to +85 °C | | -40 °C to +125 °C | | Unit |
|----------------------|---------------------------|---|----------------|--|------|------------------|------|-------------------|------|------|
| | | | Min | Typ | Max | Min | Max | Min | Max | |
| 74HC164-Q100 | | | | | | | | | | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 2.0 V | 1.5 | 1.2 | - | 1.5 | - | 1.5 | - | V |
| | | V _{CC} = 4.5 V | 3.15 | 2.4 | - | 3.15 | - | 3.15 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | 4.2 | - | 4.2 | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 2.0 V | - | 0.8 | 0.5 | - | 0.5 | - | 0.5 | V |
| | | V _{CC} = 4.5 V | - | 2.1 | 1.35 | - | 1.35 | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | - | 1.8 | - | 1.8 | V |
| V _{OH} | HIGH-level output voltage | V _I = V _{IH} or V _{IL} | | | | | | | | |
| | | I _O = -20 μA; V _{CC} = 2.0 V | 1.9 | 2.0 | - | 1.9 | - | 1.9 | - | V |
| | | I _O = -20 μA; V _{CC} = 4.5 V | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| | | I _O = -20 μA; V _{CC} = 6.0 V | 5.9 | 6.0 | - | 5.9 | - | 5.9 | - | V |
| | | I _O = -4.0 mA; V _{CC} = 4.5 V | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| V _{OL} | LOW-level output voltage | V _I = V _{IH} or V _{IL} | | | | | | | | |
| | | I _O = 20 μA; V _{CC} = 2.0 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 20 μA; V _{CC} = 4.5 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 20 μA; V _{CC} = 6.0 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 4.0 mA; V _{CC} = 4.5 V | - | 0.15 | 0.26 | - | 0.33 | - | 0.4 | V |
| I _I | input leakage current | V _I = V _{CC} or GND; V _{CC} = 6.0 V | - | - | ±0.1 | - | ±1 | - | ±1 | μA |
| | | I _{CC} | supply current | V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V | - | - | 8.0 | - | 80 | - |
| C _I | input capacitance | | - | 3.5 | - | - | - | - | - | pF |
| 74HCT164-Q100 | | | | | | | | | | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2.0 | 1.6 | - | 2.0 | - | 2.0 | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 4.5 V to 5.5 V | - | 1.2 | 0.8 | - | 0.8 | - | 0.8 | V |
| V _{OH} | HIGH-level output voltage | V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V | | | | | | | | |
| | | I _O = -20 μA | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| V _{OL} | LOW-level output voltage | I _O = -4.0 mA | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| | | V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V | | | | | | | | |
| | | I _O = 20 μA; V _{CC} = 4.5 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| I _I | input leakage current | I _O = 5.2 mA; V _{CC} = 6.0 V | - | 0.15 | 0.26 | - | 0.33 | - | 0.4 | V |
| | | V _I = V _{CC} or GND; V _{CC} = 6.0 V | - | - | ±0.1 | - | ±1 | - | ±1 | μA |

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | 25 °C | | | -40 °C to +85 °C | | -40 °C to +125 °C | | Unit |
|------------------|---------------------------|--|-------|-----|-----|------------------|-----|-------------------|-----|------|
| | | | Min | Typ | Max | Min | Max | Min | Max | |
| I _{CC} | supply current | V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V | - | - | 8 | - | 80 | - | 160 | μA |
| ΔI _{CC} | additional supply current | per input pin; V _I = V _{CC} - 2.1 V; I _O = 0 A; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V | - | 100 | 360 | - | 450 | - | 490 | μA |
| C _I | input capacitance | | - | 3.5 | - | - | - | - | - | pF |

10. Dynamic characteristics

Table 7. Dynamic characteristicsGND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF; test circuit, see [Figure 10](#); unless otherwise specified

| Symbol | Parameter | Conditions | 25 °C | | | -40 °C to +85 °C | | -40 °C to +125 °C | | Unit |
|--------|-----------|------------|-------|-----|-----|------------------|-----|-------------------|-----|------|
| | | | Min | Typ | Max | Min | Max | Min | Max | |

74HC164-Q100

| | | | | | | | | | | |
|-------------------------|-------------------------------|---|----|----|-----|-----|-----|-----|-----|----|
| t _{pd} | propagation delay | CP to Qn; see Figure 7 ^[1] | | | | | | | | |
| | | V _{CC} = 2.0 V | - | 41 | 170 | - | 215 | - | 255 | ns |
| | | V _{CC} = 4.5 V | - | 15 | 34 | - | 43 | - | 51 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 12 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 12 | 29 | - | 37 | - | 43 | ns |
| t _{PHL} | HIGH to LOW propagation delay | MR to Qn; see Figure 8 | | | | | | | | |
| | | V _{CC} = 2.0 V | - | 39 | 140 | - | 175 | - | 210 | ns |
| | | V _{CC} = 4.5 V | - | 14 | 28 | - | 35 | - | 42 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 11 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 11 | 24 | - | 30 | - | 36 | ns |
| t _t | transition time | see Figure 7 ^[2] | | | | | | | | |
| | | V _{CC} = 2.0 V | - | 19 | 75 | - | 95 | - | 110 | ns |
| | | V _{CC} = 4.5 V | - | 7 | 15 | - | 19 | - | 22 | ns |
| | | V _{CC} = 6.0 V | - | 6 | 13 | - | 16 | - | 19 | ns |
| t _w | pulse width | CP HIGH or LOW; see Figure 7 | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 14 | - | 100 | - | 120 | - | ns |
| | | V _{CC} = 4.5 V | 16 | 5 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 4 | - | 17 | - | 20 | - | ns |
| | | MR LOW; see Figure 8 | | | | | | | | |
| | | V _{CC} = 2.0 V | 60 | 17 | - | 75 | - | 90 | - | ns |
| | | V _{CC} = 4.5 V | 12 | 6 | - | 15 | - | 18 | - | ns |
| V _{CC} = 6.0 V | 10 | 5 | - | 13 | - | 15 | - | ns | | |

Table 7. Dynamic characteristics ...continued
GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; test circuit, see [Figure 10](#); unless otherwise specified

| Symbol | Parameter | Conditions | 25 °C | | | −40 °C to +85 °C | | −40 °C to +125 °C | | Unit |
|------------------|-------------------------------|--|-------|-----|-----|------------------|-----|-------------------|-----|------|
| | | | Min | Typ | Max | Min | Max | Min | Max | |
| t _{rec} | recovery time | MR to CP; see Figure 8 | | | | | | | | |
| | | V _{CC} = 2.0 V | 60 | 17 | - | 75 | - | 90 | - | ns |
| | | V _{CC} = 4.5 V | 12 | 6 | - | 15 | - | 18 | - | ns |
| | | V _{CC} = 6.0 V | 10 | 5 | - | 13 | - | 15 | - | ns |
| t _{su} | set-up time | DSA, and DSB to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 2.0 V | 60 | 8 | - | 75 | - | 90 | - | ns |
| | | V _{CC} = 4.5 V | 12 | 3 | - | 15 | - | 18 | - | ns |
| | | V _{CC} = 6.0 V | 10 | 2 | - | 13 | - | 15 | - | ns |
| t _h | hold time | DSA, and DSB to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 2.0 V | +4 | −6 | - | 4 | - | 4 | - | ns |
| | | V _{CC} = 4.5 V | +4 | −2 | - | 4 | - | 4 | - | ns |
| | | V _{CC} = 6.0 V | +4 | −2 | - | 4 | - | 4 | - | ns |
| f _{max} | maximum frequency | for Cp, see Figure 7 | | | | | | | | |
| | | V _{CC} = 2.0 V | 6 | 23 | - | 5 | - | 4 | - | MHz |
| | | V _{CC} = 4.5 V | 30 | 71 | - | 24 | - | 20 | - | MHz |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 78 | - | - | - | - | - | MHz |
| C _{PD} | power dissipation capacitance | per package; V _I = GND to V _{CC} | [3] | - | 40 | - | - | - | - | pF |

74HCT164-Q100

| | | | | | | | | | | |
|------------------|-------------------------------|--|----|----|----|----|----|----|----|----|
| t _{pd} | propagation delay | CP to Qn; see Figure 7 [1] | | | | | | | | |
| | | V _{CC} = 4.5 V | - | 17 | 36 | - | 45 | - | 54 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 14 | - | - | - | - | - | ns |
| t _{PHL} | HIGH to LOW propagation delay | MR to Qn; see Figure 8 | | | | | | | | |
| | | V _{CC} = 4.5 V | - | 19 | 38 | - | 48 | - | 57 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 16 | - | - | - | - | - | ns |
| t _t | transition time | see Figure 7 [2] | | | | | | | | |
| t _w | pulse width | CP HIGH or LOW; see Figure 7 | | | | | | | | |
| | | V _{CC} = 4.5 V | 18 | 7 | - | 23 | - | 27 | - | ns |
| | | MR LOW; see Figure 8 | | | | | | | | |
| t _{rec} | recovery time | V _{CC} = 4.5 V | 18 | 10 | - | 23 | - | 27 | - | ns |
| | | MR to CP; see Figure 8 | | | | | | | | |
| t _{su} | set-up time | V _{CC} = 4.5 V | 16 | 7 | - | 20 | - | 24 | - | ns |
| | | DSA, and DSB to CP; see Figure 9 | | | | | | | | |
| t _{su} | set-up time | V _{CC} = 4.5 V | 12 | 6 | - | 15 | - | 18 | - | ns |

Table 7. Dynamic characteristics ...continued
GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; test circuit, see [Figure 10](#); unless otherwise specified

| Symbol | Parameter | Conditions | 25 °C | | | −40 °C to +85 °C | | −40 °C to +125 °C | | Unit |
|-----------|-------------------------------|---|-------|-----|-----|------------------|-----|-------------------|-----|------|
| | | | Min | Typ | Max | Min | Max | Min | Max | |
| t_h | hold time | DSA, and DSB to CP; see Figure 9 | | | | | | | | |
| | | $V_{CC} = 4.5 \text{ V}$ | +4 | −2 | − | 4 | − | 4 | − | ns |
| f_{max} | maximum frequency | for C_p , see Figure 7 | | | | | | | | |
| | | $V_{CC} = 4.5 \text{ V}$ | 27 | 55 | − | 22 | − | 18 | − | MHz |
| | | $V_{CC} = 5.0 \text{ V}$; $C_L = 15 \text{ pF}$ | − | 61 | − | − | − | − | − | MHz |
| C_{PD} | power dissipation capacitance | per package; $V_I = \text{GND to } V_{CC} - 1.5 \text{ V}$ | [3] | 40 | − | − | − | − | − | pF |

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] t_t is the same as t_{THL} and t_{TLH} .
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz;
 f_o = output frequency in MHz;
 C_L = output load capacitance in pF;
 V_{CC} = supply voltage in V;
 N = number of inputs switching;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.






Table 8. Measurement points

| Type | Input | Output | | |
|---------------|-------------|-------------|-------------|-------------|
| | V_M | V_M | V_X | V_Y |
| 74HC164-Q100 | $0.5V_{CC}$ | $0.5V_{CC}$ | $0.1V_{CC}$ | $0.9V_{CC}$ |
| 74HCT164-Q100 | 1.3 V | 1.3 V | $0.1V_{CC}$ | $0.9V_{CC}$ |




- (1) Measurement points are given in [Table 8](#).
 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 8. Waveforms showing the master reset (\overline{MR}) pulse width, the master reset to output (Q_n) propagation delays and the master reset to clock (CP) removal time



- (1) Measurement points are given in [Table 8](#).
 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.
 The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig 9. Waveforms showing the data set-up and hold times for D_n inputs



Test data is given in [Table 9](#).

Definitions test circuit:

R_T = termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times

Table 9. Test data

| Type | Input | | Load | Test |
|---------------|----------|------------|--------------|--------------------|
| | V_I | t_r, t_f | C_L | |
| 74HC164-Q100 | V_{CC} | 6.0 ns | 15 pF, 50 pF | t_{PLH}, t_{PHL} |
| 74HCT164-Q100 | 3.0 V | 6.0 ns | 15 pF, 50 pF | t_{PLH}, t_{PHL} |

11. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




Fig 11. Package outline SOT108-1 (SO14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1




Fig 12. Package outline SOT402-1 (TSSOP14)

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm

SOT762-1




Fig 13. Package outline SOT762-1 (DHVQFN14)

12. Abbreviations

Table 10. Abbreviations

| Acronym | Description |
|---------|---|
| CMOS | Complementary Metal-Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MIL | Military |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

13. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------------|--------------|--------------------|---------------|------------|
| 74HC_HCT164_Q100 v.1 | 20130816 | Product data sheet | - | - |

14. Legal information

14.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

16. Contents

| | | |
|-----------|---|-----------|
| 1 | General description | 1 |
| 2 | Features and benefits | 1 |
| 3 | Ordering information | 2 |
| 4 | Functional diagram | 2 |
| 5 | Pinning information | 3 |
| 5.1 | Pinning | 3 |
| 5.2 | Pin description | 4 |
| 6 | Functional description | 4 |
| 7 | Limiting values | 5 |
| 8 | Recommended operating conditions | 5 |
| 9 | Static characteristics | 6 |
| 10 | Dynamic characteristics | 7 |
| 11 | Package outline | 12 |
| 12 | Abbreviations | 15 |
| 13 | Revision history | 15 |
| 14 | Legal information | 16 |
| 14.1 | Data sheet status | 16 |
| 14.2 | Definitions | 16 |
| 14.3 | Disclaimers | 16 |
| 14.4 | Trademarks | 17 |
| 15 | Contact information | 17 |
| 16 | Contents | 18 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 August 2013

Document identifier: 74HC_HCT164_Q100