TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VCX16652FT


Low-Voltage 16-Bit Bus Transceiver/Register with 3.6-V Tolerant Inputs and Outputs

The TC74VCX16652FT is a high-performance CMOS 16-bit bus transceiver/register. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

All inputs are equipped with protection circuits against static discharge.



Weight: 0.25 g (typ.)

Features (Note)

- Low-voltage operation: $V_{CC} = 1.8$ to 3.6 V
- High-speed operation: $t_{pd} = 2.9 \text{ ns} (max) (V_{CC} = 3.0 \text{ to } 3.6 \text{ V})$

$$t_{pd}$$
 = 3.5 ns (max) (V_{CC} = 2.3 to 2.7 V)

$$t_{pd} = 7.0 \text{ ns} (max) (V_{CC} = 1.8 \text{ V})$$

• Output current: $I_{OH}/I_{OL} = \pm 24 \text{ mA} \text{ (min)} (V_{CC} = 3.0 \text{ V})$

$$: I_{OH}/I_{OL} = \pm 18 \text{ mA (min)} (V_{CC} = 2.3 \text{ V})$$

$$: I_{OH}/I_{OL} = \pm 6 \text{ mA (min)} (V_{CC} = 1.8 \text{ V})$$


- Latch-up performance: -300 mA
- ESD performance: Machine model $\geq \pm 200$ V

Human body model $\geq \pm 2000 \text{ V}$

- Package: TSSOP
- Bidirectional interface between 2.5 V and 3.3 V signals.
- 3.6-V tolerant function and power-down protection is provided on all inputs and outputs
 - Note: Do not apply a signal to any bus pins when it is in the output mode. Damage may result. All floating (high impedance) bus pins must have their input level fixed by means of pull-up or pull-down resistors.

Pin Assignment (top view)

10EAB Ο 1 56 10EBA 1CAB 2 55 1CBA 1SAB 3 54 1SBA GND 4 53 GND 1A1 5 52 1B1 6 1B2 1A2 51 7 50 Vcc Vcc 1B3 1A3 8 49 1A4 9 48 1B4 1A5 10 47 1B5 GND 11 46 GND 1B6 1A6 12 45 1B7 1A7 13 44 1B8 1A8 14 43 42 2B1 2A1 15 2B2 2A2 16 41 2A3 17 40 2B3 GND 18 39 GND 2A4 19 38 2B4 2A5 20 37 2B5 2B6 2A6 21 36 V_{CC} 22 35 Vcc 2A7 23 34 2B7 2B8 2A8 24 33 GND 25 32 GND 2SAB 26 31 2SBA 2CAB 27 2CBA 30 20EAB 28 20EBA 29



IEC Logic Symbol

Truth Table

		Contro	l Inputs			B	us	Function					
OEAB	OEBA	CAB	CBA	SAB	SBA	А	В	Function					
		X*	X*	х	х	Input	Input	The output functions of A and B Busses are					
L	н	~	~	~	~	Z	Z	disabled.					
L	п			х	x x		х	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.					
						Input	Output						
		X*	X*	L	х	L	L	The data on the A bus are displayed on the B bus.					
						н	Н						
		₫	X*	L	х	L	L	The data on the A bus are displayed on the B Bus, and are stored into the A storage					
н	Н		~	L	^	н	н	flip-flops on the rising edge of CAB.					
		X*	X*	н	х	х	Qn	The data in the A storage flop-flops are displayed on the B Bus.					
		Ţ_						L	L	The data on the A Bus are stored into the A			
			X*	Н	Х	н	Н	storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.					
							Input						
		X*	X*	х	L	L	L	L	L	L	L	L	The data on the B Bus are displayed on the A bus.
						н	н						
		X*	↑	х	L	L	L	The data on the B Bus are displayed on the A Bus, and are stored into the B storage					
L	L	~		~	L	Н	Н	flip-flops on the rising edge of CBA.					
		X*	X*	х	Н	Qn	х	The data in the B storage flip-flops are displayed on the A Bus.					
			↑			L	L	The data on the B Bus are stored into the B					
		X*		х	ХН		н	storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.					
						Output	Output						
н	L	X*	X*	н	н	Qn	Qn	The data in the A storage flop-flops are displayed on the B Bus, and the data in the B storage flop-flops are displayed on the A.					


X: Don't care

Z: High impedance


Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

*: The clocks are not internally gated with either OEAB or \overline{OEBA} . Therefore, data on the A and/or B busses may be clocked into the storage flip-flops at any time.

System Diagram



Timing Chart



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V _{CC}	-0.5 to 4.6	V
DC input voltage (CAB, CBA, SAB, SBA, OEAB, OEBA)	V _{IN}	-0.5 to 4.6	V
		-0.5 to 4.6 (Note 2)	
DC bus I/O voltage	V _{I/O}	–0.5 to V _{CC} + 0.5	V
		(Note 3)	
Input diode current	IIK	-50	mA
Output diode current	IOK	±50 (Note 4)	mA
DC output current	lout	±50	mA
Power dissipation	PD	400	mW
DC V_{CC}/ground current per supply pin	I _{CC} /I _{GND}	±100	mA
Storage temperature	T _{stg}	–65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: OFF state

Note 3: High or low state. IOUT absolute maximum rating must be observed.

Note 4: $V_{OUT} < GND, V_{OUT} > V_{CC}$

Operating Ranges (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	Vee	1.8 to 3.6	V
	V _{CC}	1.2 to 3.6 (Note 2)	v
Input voltage (CAB, CBA, SAB, SBA, OEAB, OEBA)	V _{IN}	-0.3 to 3.6	V
Bus I/O voltage	V _{I/O}	0 to 3.6 (Note 3)	V
Bus NO voltage	VI/O	0 to V _{CC} (Note 4)	v
		±24 (Note 5)	
Output current	I _{OH} /I _{OL}	±18 (Note 6)	mA
		±6 (Note 7)	
Operating temperature	T _{opr}	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 8)	ns/V

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

Note 2: Data retention only

- Note 3: OFF state
- Note 4: High or low state
- Note 5: $V_{CC} = 3.0$ to 3.6 V
- Note 6: $V_{CC} = 2.3$ to 2.7 V
- Note 7: V_{CC} = 1.8 V
- Note 8: $V_{IN} = 0.8$ to 2.0 V, $V_{CC} = 3.0$ V

Electrical Characteristics

DC Characteristics (Ta = –40 to 85°C, 2.7 V < V_{CC} \leq 3.6 V)

Characte	ristics	Symbol	Tost	Condition		Min	Max	Unit
Characte	115005	Symbol	Test Condition		V _{CC} (V)	IVIIII	IVIAX	Unit
Input voltage	H-level	VIH	V _{IH} —		2.7 to 3.6	2.0	_	V
input voltage	L-level	VIL		_	2.7 to 3.6	_	0.8	v
				I _{OH} = -100 μA	2.7 to 3.6	V _{CC} - 0.2	_	
	H-level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -12 \text{ mA}$	2.7	2.2	_	
Output voltage				I _{OH} = -18 mA	3.0	2.4	_	V
				I _{OH} = -24 mA	3.0	2.2	_	
	L-level	V _{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 100 μA	2.7 to 3.6	_	0.2	
				$I_{OL} = 12 \text{ mA}$	2.7	_	0.4	
	L-level			I _{OL} = 18 mA	3.0	_	0.4	
				I _{OL} = 24 mA	3.0	_	0.55	
Input leakage curr	ent	I _{IN}	V _{IN} = 0 to 3.6 V		2.7 to 3.6	_	±5.0	μA
3-state output OFF state current		I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		2.7 to 3.6	_	±10.0	μA
Power-off leakage current		IOFF	V _{IN} , V _{OUT} = 0 to 3.6 V		0		10.0	μA
Quiescent supply current			$V_{IN} = V_{CC}$ or GND		2.7 to 3.6	_	20.0	
		ICC	$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 \text{ V}$		2.7 to 3.6	_	±20.0	μA
Increase in I _{CC} pe	r input	∆l _{CC}	$V_{IH} = V_{CC} - 0.6 V$		2.7 to 3.6		750	

DC Characteristics (Ta = -40 to 85°C, 2.3 V \leq V_{CC} \leq 2.7 V)

Character	ristics	Symbol	Test C	Condition	V _{CC} (V)	Min	Max	Unit
Innut voltogo	H-level	VIH			2.3 to 2.7	1.6		V
Input voltage	L-level	VIL		_	2.3 to 2.7		0.7	v
				I _{OH} = -100 μA	2.3 to 2.7	V _{CC} - 0.2	_	
Output voltage	H-level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -6 mA	2.3	2.0	_	
				$I_{OH} = -12 \text{ mA}$	2.3	1.8	_	V
				I _{OH} = -18 mA	2.3	1.7	_	
		-level V _{OL}		I _{OL} = 100 μA	2.3 to 2.7	_	0.2	
	L-level		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	2.3	_	0.4	
				I _{OL} = 18 mA	2.3	_	0.6	
Input leakage curre	ent	I _{IN}	V _{IN} = 0 to 3.6 V		2.3 to 2.7	_	±5.0	μA
3 state output OEE	etato curront	107	$V_{IN} = V_{IH} \text{ or } V_{IL}$		2.3 to 2.7	_	±10.0	
3-state output OFF state current		loz	V _{OUT} = 0 to 3.6 V		2.3 10 2.7		±10.0	μA
Power-off leakage current		IOFF	V _{IN} , V _{OUT} = 0 to 3.6 V		0		10.0	μA
Quiescent supply of		Icc	$V_{IN} = V_{CC}$ or GND		2.3 to 2.7		20.0	μA
Quiescent supply (UU	$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 \text{ V}$		2.3 to 2.7		±20.0	μΛ

DC Characteristics (Ta = -40 to 85°C, 1.8 V \leq V_{CC} < 2.3 V)

Characteris	stics	Symbol	ol Test Condition		V _{CC} (V)	Min	Max	Unit
Input voltage	H-level	VIH	-	_	1.8 to 2.3	0.7 × V _{CC}		V
mput voltage	L-level	V _{IL}	-	_	1.8 to 2.3		$0.2 \times V_{CC}$	v
H-level		Vон	VIN = VIH or VIL	I _{OH} = -100 μA	1.8	V _{CC} - 0.2		
Output voltage				I _{OH} = -6 mA	1.8	1.4	_	V
	L-level	V _{OL}		I _{OL} = 100 μA	1.8	_	0.2	
	L-level		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 6 \text{ mA}$	1.8	_	0.3	
Input leakage currer	nt	I _{IN}	V _{IN} = 0 to 3.6 V		1.8	_	±5.0	μA
3-state output OFF state current		I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		1.8	_	±10.0	μA
Power-off leakage current		I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	_	10.0	μA
		laa	$V_{IN} = V_{CC}$ or GND		1.8		20.0	
Quiescent supply cu		Icc	$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 \text{ V}$		1.8	_	±20.0	μA

AC Characteristics (Ta = -40 to 85°C, input: $t_r = t_f = 2.0$ ns, $C_L = 30$ pF, $R_L = 500$ Ω) (Note 1)

Characteristics	Symbol	Symbol Test Condition		Min	Max	Unit
Characteristics	Symbol		$V_{CC}(V)$	IVIIII	Max	Offic
			1.8	100	_	MHz
Maximum clock frequency	f _{max}	Figure 1, Figure 3	2.5 ± 0.2	200	_	
			3.3 ± 0.3	250	_	
Descention deless times			1.8	1.5	7.0	
Propagation delay time (An, Bn-Bn, An)	t _{pLH}	Figure 1, Figure 2	2.5 ± 0.2	0.8	3.5	ns
(All, Bli-Bli, All)	t _{pHL}		$\textbf{3.3}\pm\textbf{0.3}$	0.6	2.9	
Dran exetien delay time			1.8	1.5	8.8	
Propagation delay time (CAB, CBA-Bn, An)	t _{pLH}	Figure 1, Figure 3	2.5 ± 0.2	0.8	4.4	ns
(CAB, CBA-BII, AII)	tpHL		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.2	
Dranagation dalow time	•		1.8	1.5	8.8	
Propagation delay time	t _{pLH}	Figure 1, Figure 2	2.5 ± 0.2	0.8	4.4	ns
(SAB, SBA-Bn, An)	tpHL		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.5	
Output onable time	t _{pZL} t _{pZH}	Figure 1, Figure 4, Figure 5	1.8	1.5	9.8	
Output enable time (OEAB, OEBA -An, Bn)			2.5 ± 0.2	0.8	4.9	ns
			$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.8	
Output disable time	t _{pLZ}	Figure 1, Figure 4, Figure 5	1.8	1.5	8.1	ns
(OEAB, OEBA -An, Bn)			2.5 ± 0.2	0.8	4.5	
(OLAB, OLBA-AII, BII)	t _{pHZ}		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.9	
	t an		1.8	4.0	—	
Minimum pulse width	t _{w (H)}	Figure 1, Figure 3	2.5 ± 0.2	1.5		ns
	^t w (L)		$\textbf{3.3}\pm\textbf{0.3}$	1.5		
			1.8	2.5		
Minimum setup time	ts	Figure 1, Figure 3	2.5 ± 0.2	1.5	_	ns
			$\textbf{3.3}\pm\textbf{0.3}$	1.5		
			1.8	1.0	_	
Minimum hold time	t _h	Figure 1, Figure 3	2.5 ± 0.2	1.0	—	ns
			$\textbf{3.3}\pm\textbf{0.3}$	1.0		
	t		1.8	—	0.5	
Output to output skew	t _{osLH}	(Note 2)	2.5 ± 0.2	_	0.5	ns
	t _{osHL}		3.3 ± 0.3	_	0.5	

Note 1: For $C_L = 50 \text{ pF}$, add approximately 300 ps to the AC maximum specification.

Note 2: Parameter guaranteed by design. $(t_{OSLH} = |t_{pLHm} - t_{pLHn}|, t_{OSHL} = |t_{pHLm} - t_{pHLn}|)$

Dynamic Switching Characteristics

(Ta = 25°C, input: $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$, $R_L = 500 \Omega$)

Characteristics	Symbol	Test Condition		V _{CC} (V)	Тур.	Unit	
		$V_{IH} = 1.8 V, V_{IL} = 0 V$	(Note)	1.8	0.25		
Quiet output maximum dynamic V _{OI}	V _{OLP}	$V_{IH} = 2.5 V, V_{IL} = 0 V$	(Note)	2.5	0.6	V	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	3.3	0.8		
		$V_{IH} = 1.8 V, V_{IL} = 0 V$	(Note)	1.8	-0.25		
Quiet output minimum dynamic V _{OI}	V _{OLV}	$V_{IH} = 2.5 V, V_{IL} = 0 V$	(Note)	2.5	-0.6	V	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	3.3	-0.8		
		$V_{IH} = 1.8 V, V_{IL} = 0 V$	(Note)	1.8	1.5	v	
Quiet output minimum dynamic V _{OH}	V _{OHV}	$V_{IH} = 2.5 V, V_{IL} = 0 V$	(Note)	2.5	1.9		
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	3.3	2.2		

Note: Parameter guaranteed by design.

Capacitive Characteristics (Ta = 25°C)


Characteristics	Symbol Test Condition			Тур.	Unit
Characteristics	Symbol	Test Condition	V _{CC} (V)	тур.	Unit
Input capacitance	C _{IN}	(OEAB, OEBA, CAB, CBA, SAB, SBA)	1.8, 2.5, 3.3	6	pF
Bus I/O capacitance	C _{I/O}	An, Bn	1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C _{PD}	$f_{IN} = 10 \text{ MHz}$ (Note)	1.8, 2.5, 3.3	20	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/16$ (per bit)

AC Test Circuit



Parameter	Switch			
t _{pLH} , t _{pHL}		Open		
t _{pLZ} , t _{pZL}	$\begin{array}{c} \text{6.0 V} \\ \text{V}_{CC} \times 2 \end{array}$	$@V_{CC} = 3.3 \pm 0.3 V$ $@V_{CC} = 2.5 \pm 0.2 V$ $@V_{CC} = 1.8 V$		
t _{pHZ} , t _{pZH}	GND			



AC Waveform






Figure 2 t_{pLH}, t_{pHL}








Figure 4 t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}





Figure 5 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}

Symbol	V _{CC}							
Symbol	$3.3\pm0.3\;V$	$2.5\pm0.2~\text{V}$	1.8 V					
VIH	2.7 V	V _{CC}	V _{CC}					
VM	1.5 V	V _{CC} /2	V _{CC} /2					
VX	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V					
VY	V _{OH} – 0.3 V	V _{OH} – 0.15 V	V _{OH} – 0.15 V					

Package Dimensions



```
Weight: 0.25 g (typ.)
```

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.