





Features

5dBm Output Level at 895 MHz
Channel Step Size: 50 kHz
2nd Harmonic: < -25 dBc
Spurious Level: < -70 dBc

· Lock Time : < 10 ms

· 30 mA Current Consumption

Description

The plerowTM PLL synthesizer module was designed for use in wireless and wireline systems in a wide range of frequency from 50 MHz to 6 GHz. ASB's PLL provides exceptionally low spurious and phase noise performance with fast locking time and low current consumption. All products are available in a surface-mount type package.



Specifications

| Parameter | Unit | Min. | Typical | Max. |
|---------------------------|--------|-----------------------|---------|------|
| Frequency Range | MHz | 876 | 895 | 914 |
| Output Power | dBm | 4 | 5 | 6 |
| Supply Voltage | V | 4.75 | 5 | 5.25 |
| Current Consumption | mA | | 30 | |
| Channel Step Size | kHz | | 50 | |
| 2 nd Harmonics | dBc | | | -25 |
| Spurious Level | dBc | | | -70 |
| Lock Time | ms | | 3 | 10 |
| Reference Frequency | MHz | | 13 | |
| Reference Input Level | dBm | | | |
| Phase Noise (C / N) | | | | |
| @ 1 kHz | | | -80 | -75 |
| @ 10 kHz | dBc/Hz | | -105 | -100 |
| @ 100 kHz | | | -120 | -115 |
| Output Impedance | Ω | | 50 | |
| Operating Temp. Range | °C | -40 | 25 | 85 |
| Package Type & Size | mm | SMT, 19.0W×19.0L×5.8H | | |

¹⁾ Measurement conditions are as follows: T = 25° C, V_{CC} = 5 V, Freq. = 887 MHz, 50 ohm system.

More Information

Website: www.asb.co.kr E-mail: sales@asb.co.kr

Tel: (82) 42-528-7225 Fax: (82) 42-528-7222

ASB Inc., 4th Fl. Venture Town Bldg., 367-17 Goijeong-Dong, Seo-Gu, Daejon 302-716, Korea

²⁾ Frequency stability of internal ref. TCXO is \pm 2.5 ppm (max.) over the operating temperature range.






Outline Drawing

APL0000-T Type

| Туре | Dimension | |
|---------------------|---------------|--|
| PLL IC + VCO + TCXO | 19 x 19 x 5.8 | |



| Pin Out for PLL | | | | | |
|-----------------|-------------|---------|-------------|--|--|
| Pin No. | Application | Pin No. | Application | | |
| 1 | CLOCK | 9 | VCC (VCO) | | |
| 2 | DATA | 13 | RF OUT | | |
| 3 | ENABLE | 15 | VCC (PLL) | | |
| 4 | GROUND | 16 | LOCK DETECT | | |

