



## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

## FEATURES

- 150V, 4A,  $R_{DS(ON)} = 85m\Omega$  @ $V_{GS} = 10V$ . □  
 $R_{DS(ON)} = 95m\Omega$  @ $V_{GS} = 6V$ . □
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- Surface mount Package.

ABSOLUTE MAXIMUM RATINGS  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage(Typ)	$V_{DS}$	150	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous	$I_D$	4	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	16	A
Maximum Power Dissipation	$P_D$	2.5	W
Operating and Store Temperature Range	$T_J, T_{Stg}$	-55 to 150	$^\circ C$

## Thermal Characteristics


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	50	$^\circ C/W$

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$		150		V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 135\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics</b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 3.3\text{A}$		62	85	$\text{m}\Omega$
		$V_{\text{GS}} = 6\text{V}, I_D = 3.0\text{A}$		70	95	$\text{m}\Omega$
Gate input resistance	$R_g$	f=1MHz,open Drain		1		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1355		pF
Output Capacitance	$C_{\text{oss}}$			130		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			50		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{\text{DD}} = 75\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		18		ns
Turn-On Rise Time	$t_r$			5	10	ns
Turn-Off Delay Time	$t_{d(\text{off})}$			35		ns
Turn-Off Fall Time	$t_f$			5	10	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 75\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}$		23		nC
Gate-Source Charge	$Q_{gs}$			5		nC
Gate-Drain Charge	$Q_{gd}$			6		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				2	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 2\text{A}$			1.2	V

## Notes :


- a.Repetitive Rating : Pulse width limited by maximum junction temperature.  
 b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .  
 c.Guaranteed by design, not subject to production testing.




**Figure 1. Output Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve