ESD Protection with Automotive Short-to-Battery Blocking

Low Capacitance ESD Protection with short-to-battery blocking for Automotive High Speed Data Lines

The NIS/NIV1161 is designed to protect high speed data lines from ESD as well as short to vehicle battery situations. The ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines while the low $R_{\rm DS(on)}$ FET limits distortion on the signal lines. The flow–through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high speed differential lines such as USB and LVDS protocols.

Features

- Low Capacitance (0.65 pF Typical, I/O to GND)
- Diode Capacitance Matching Between I/O's: 1% Typical
- Optimized Layout for Excellent High Speed Signal Integrity
- Protection for the Following IEC Standards: IEC 61000–4–2 (Level 4)
- Low ESD Clamping Voltage
- NIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

Typical Applications

- Automotive High Speed Signal Pairs
- USB2.0/3.0
- LVDS
- HDMI
- APIX2

ABSOLUTE MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	T _{J(max)}	-55 to +150	°C
Storage Temperature Range	TSTG	-55 to +150	°C
Drain-to-Source Voltage	V_{DSS}	30	V
Gate-to-Source Voltage	V _{GS}	±10	V
Lead Temperature Soldering	T _{SLD}	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±8 ±15	kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM





WDFN6 CASE 511CB



V6 = Specific Device Code M = Date Code

PIN CONFIGURATION AND SCHEMATICS





ORDERING INFORMATION

Device	Package	Shipping [†]		
NIV1161MTTAG	WDFN-6 (Pb-Free)	3000 / Tape & Reel		
NIS1161MTTAG	WDFN-6 (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND		5	16	V
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O Pin to GND	16.5			V
Reverse Leakage Current	I _R	V _{RWM} = 5 V, I/O Pin to GND			1.0	μΑ
Clamping Voltage	V _C	I _{PP} = 1 A, I/O Pin to GND (8 x 20 μs pulse)			26	V
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ±8 KV Contact	See Figures 1 & 2			
Clamping Voltage TLP (Note 2)	V _C	I _{PP} = 8 A I _{PP} = 16 A I _{PP} = -8 A I _{PP} = -16 A		34 55 -5.2 -10		V V V
Junction Capacitance Match	ΔCJ	V _R = 0 V, f = 1 MHz between I/O1 to GND and I/O2 to GND		1.0		%
Junction Capacitance	СЈ	V _R = 0 V, f = 1 MHz between I/O Pins and GND (Pin 7 to GND, Pin 9 to GND)		0.65		pF
Drain-to-Source Breakdown Voltage	V _{BR(DSS)}	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{BR(DSS)} /	Reference to 25°C, $I_D = 100 \mu A$		27		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 30 V			1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5 \text{ V}$			±1.0	μΑ
Gate Threshold Voltage (Note 3)	V _{GS(TH)}	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	0.1	1.0	1.5	V
Gate Threshold Voltage Temperature Coefficient	V _{GS(TH)} / T _J	Reference to 25°C, I _D = 100 μA		-2.5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 125 mA		1.4	7.0	Ω
		$V_{GS} = 2.5 \text{ V}, I_D = 125 \text{ mA}$		2.3	7.5	
Forward Transconductance	9FS	V _{DS} = 3.0 V, I _D = 125 mA		80		mS
Switching Turn-On Delay Time (Note 4)	t _{d(ON)}	V _{GS} = 4.5 V, V _{DS} = 24 V		9		nS
Switching Turn-On Rise Time (Note 4)	t _r	I_D = 125 mA, R_G = 10 $V\Omega$		41		nS
Switching Turn-Off Delay Time (Note 4)	t _{d(OFF)}			96		nS
Switching Turn-Off Fall Time (Note 4)	t _f			72		nS
Drain-to-Source Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _s = 125 mA		0.79	0.9	V
3 dB Bandwidth	f _{BW}	$R_L = 50 \Omega$		5		GHz

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

For test procedure see Figures 3 and 4 and application note AND8307/D.
 ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z₀ = 50Ω, t_p = 100 ns, t_r = 4 ns, averaging window; t₁ = 30 ns to t₂ = 60 ns.
 Pulse test: pulse width ≤ 300 μS, duty cycle ≤ 2%

^{4.} Switching characteristics are independent of operating junction temperatures.




Figure 1. IEC61000-4-2 +8kV Contact ESD Clamping Voltage

Application

Today's connected cars are using multiple high speed signal pair interfaces for various applications such as infotainment, connectivity and ADAS. The electrical hazards likely to be encountered in these automotive high speed signal interfaces include damaging ESD and transient events which occur during manufacturing and assembly, by vehicle occupants or other electrical circuits in the vehicle. The major documents discussing ESD and transient events as far as road vehicles are concerned are ISO 10605 (Road vehicles - Test methods for electrical disturbances from electrostatic discharge) which describes ESD test methods and ISO 7637 (Road vehicles - Electrical disturbances from conduction and coupling) for effects caused by other electronics in the vehicle. ISO 10605 is based on IEC 61000-4-2 Industry Standard, which specifies the various levels of ESD signal characteristics, but also includes additional vehicle-specific requirements. Further, OEM specific test requirements are usually also imposed. In addition, these high speed signal pairs require protection from short-to-battery (which goes up to 16 VDC) and short-to-ground faults.

A suitable protection solution must satisfy well known constraints, such as low capacitive loading of the signal lines to minimize signal attenuation, and also respond quickly to surges and transients with low clamping voltage. In addition, small package sizes help to minimize demand for board—space while providing the ability to route the trace signals with minimal bending to maintain signal integrity.






Figure 2. IEC61000-4-2 -8kV Contact ESD Clamping Voltage



The NIV1161 provides a solution to these high speed signal interface protections from ESD as well as short–to–battery situations. The ESD–protection is designed to meet the IEC61000–4–2 level 4 with a low I/O–to–ground capacitance of 0.65 pF typical. Capacitances are closely matched to preserve signal integrity. Low dynamic resistance allows very low clamping voltages, and the breakdown voltage of 16.5 V allows the device to survive a short–to–battery condition, which ranges from 9 V to 16 V. The series FETs are designed with very low on–state resistance ($R_{\rm DS(ON)}$), and feature an internal layout that allows flow–through design to maintain high–speed signal integrity. The threshold voltage of 1.0 V allows operation at low gate–drive voltages consistent with USB, LVDS and other low level signals.

TYPICAL MOSFET PERFORMANCE CURVES


1.2



1.1 $V_{DS} = 5 V$ $T_J = 25^{\circ}C$ 1.0 ID, DRAIN CURRENT (A) 0.9 0.8 0.7 $T_J = 150$ °C 0.6 T_J = −55°C 0.5 0.4 0.3 0.2 0.1 0.5 1.0 2.0 2.5 3.0 3.5 4.0 4.5 1.5 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance vs. Gate–to–Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

PACKAGE DIMENSIONS

WDFN6 2x2, 0.65P


CASE 511CB **ISSUE O**



NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25
- mm FROM THE TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

THE THE TREEF THE THE TETT				
	MILLIMETERS			
DIM	MIN	MAX		
Α	0.70	0.80		
A1	0.00	0.05		
A3	0.20 REF			
b	0.25	0.35		
b2	0.35 0.4			
D	2.00 BSC			
D2	0.55	0.65		
Е	2.00 BSC			
E2	0.55 0.65			
е	0.65 BSC			
F	0.52 BSC			
G	0.20 BSC			
L	0.20 0.30			
L1	0.15			
L2	0.55 0.65			



SIDE VIEW

RECOMMENDED MOUNTING FOOTPRINT



ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent- Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative