




FEATURES

- Parameters Specified at 2.7-V, 5-V, and 15-V Supplies
- Supply Current 7 μ A (Typ) at 5 V
- Response Time 4 μ s (Typ) at 5 V
- Push-Pull Output
- Input Common-Mode Range Beyond V_{CC-} and V_{CC+}
- Low Input Current

APPLICATIONS

- Battery-Powered Products
- Notebooks and PDAs
- Mobile Communications
- Alarm and Security Circuits
- Direct Sensor Interface
- Replaces Amplifiers Used as Comparators With Better Performance and Lower Current



NC – No internal connection

DESCRIPTION/ORDERING INFORMATION

The TLV7211 and TLV7211A are micropower CMOS comparators available in the space-saving SOT-23-5 package. This makes the comparators ideal for space- and weight-critical designs. The TLV7211A features an input offset voltage of 5 mV, and the TLV7211 features an input offset voltage of 15 mV.

The main benefits of the SOT-23-5 package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The rail-to-rail input voltage makes the TLV7211 or TLV7211A a good choice for sensor interfacing, such as light detector circuits, optical and magnetic sensors, and alarm and status circuits.

The SOT-23-5 package's small size allows it to fit into tight spaces on PC boards.

ORDERING INFORMATION

T_A	V_{OS} (MAX)	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
–40°C to 85°C	5 mV	SOIC – D	Reel of 2500	TLV7211AIDR	7211AI
			Tube of 75	TLV7211AID	
		SOT-23-5 – DBV	Reel of 3000	TLV7211AIDBVR	YBN_
		SOT (SC-70) – DCK	Reel of 3000	TLV7211AIDCKR	Y8_
	Reel of 250		TLV7211AIDCKT		
	15 mV	SOIC – D	Reel of 2500	TLV7211IDR	TY7211
			Tube of 75	TLV7211ID	
		SOT-23-5 – DBV	Reel of 3000	TLV7211IDBVR	YBK_
SOT (SC-70) – DCK		Reel of 3000	TLV7211IDCKR	Y7_	
	Reel of 250	TLV7211IDCKT			


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FUNCTIONAL BLOCK DIAGRAM



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage ⁽²⁾		16	V
V_{ID}	Differential input voltage ⁽³⁾		±Supply voltage	V
V_I	Input voltage range (any input)	$V_{CC-} - 0.3$	$V_{CC+} + 0.3$	V
V_O	Output voltage range	$V_{CC-} - 0.3$	$V_{CC+} + 0.3$	V
I_{CC}	Supply current		40	mA
I_I	Input current		±5	mA
I_O	Output current		±30	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾⁽⁵⁾	D package	97	°C/W
		DBV package	206	
		DCK package	259	
T_J	Operating virtual junction temperature		150	°C
T_{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of $T_J(\text{max})$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\text{max}) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

ESD Protection

	TYP	UNIT
Human-Body Model	2000	V

Recommended Operating Conditions

	MIN	MAX	UNIT	
$V_{CC+} - V_{CC-}$	Supply voltage	2.7	15	V
T_J	Operating virtual junction temperature	-40	85	°C

2.7-V Electrical Characteristics
 $V_{CC+} = 2.7\text{ V}$, $V_{CC-} = \text{GND}$, $V_{CM} = V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _J	TLV7211A			TLV7211			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{OS}	Input offset voltage	25°C		3	5		3	15	mV	
		–40°C to 85°C			8			18		
TCV _{OS}	Input offset voltage temperature drift	25°C		1			1		μV/°C	
	Input offset voltage average drift ⁽¹⁾	25°C		3.3			3.3		μV/month	
I _B	Input current	25°C		0.04			0.04		pA	
I _{OS}	Input offset current	25°C		0.02			0.02		pA	
CMRR	Common-mode rejection ratio	0 ≤ V _{CM} ≤ 2.7 V		75			75		dB	
PSRR	Power-supply rejection ratio	2.7 V ≤ V _{CC+} ≤ 15 V		80			80		dB	
A _V	Voltage gain			100			100		dB	
CMVR	Input common-mode voltage range	CMRR > 55 dB	25°C	2.9	3		2.9	3	V	
			–40°C to 85°C	2.7			2.7			
		CMRR > 55 dB	25°C		–0.3	–0.2		–0.3		–0.2
			–40°C to 85°C			0				0
V _{OH}	High-level output voltage	I _{load} = 2.5 mA	25°C	2.4	2.5		2.4	2.5	V	
			–40°C to 85°C	2.3			2.3			
V _{OL}	Low-level output voltage	I _{load} = 2.5 mA	25°C		0.2	0.3		0.2	0.3	V
			–40°C to 85°C			0.4			0.4	
I _{CC}	Supply current	V _{OUT} = Low	25°C		7	12		7	12	μA
			–40°C to 85°C			14			14	
		V _{OUT} = High-Idle	25°C		5	10		5	10	
			–40°C to 85°C			12			12	

(1) Input offset voltage average drift is calculated by dividing the accelerated operating life V_{OS} drift by the equivalent operational time. This represents worst-case input conditions and includes the first 30 days of drift.

TLV7211, TLV7211A CMOS COMPARATORS WITH RAIL-TO-RAIL INPUT AND PUSH-PULL OUTPUT

SLCS149B – AUGUST 2006 – REVISED JANUARY 2007

5-V Electrical Characteristics

$V_{CC+} = 5\text{ V}$, $V_{CC-} = \text{GND}$, $V_{CM} = V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _J	TLV7211A			TLV7211			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{OS}	Input offset voltage	25°C		3	5		3	15	mV	
		-40°C to 85°C			8			18		
TCV _{OS}	Input offset voltage temperature drift	25°C		1			1		μV/°C	
	Input offset voltage average drift ⁽¹⁾	25°C		3.3			3.3		μV/month	
I _B	Input current	25°C		0.04			0.04		pA	
I _{OS}	Input offset current	25°C		0.02			0.02		pA	
CMRR	Common-mode rejection ratio	25°C		75			75		dB	
PSRR	Power-supply rejection ratio	5 V ≤ V _{CC+} ≤ 10 V	25°C		80		80		dB	
A _V	Voltage gain	25°C		100			100		dB	
CMVR	Input common-mode voltage range	CMRR > 55 dB	25°C	5.2	5.3		5.2	5.3	V	
			-40°C to 85°C	5			5			
		CMRR > 55 dB	25°C		-0.3	-0.2		-0.3		-0.2
			-40°C to 85°C			0				0
V _{OH}	High-level output voltage	I _{load} = 5 mA	25°C	4.6	4.8		4.6	4.8	V	
			-40°C to 85°C	4.45			4.45			
V _{OL}	Low-level output voltage	I _{load} = 5 mA	25°C		0.2	0.4		0.2	0.4	V
			-40°C to 85°C			0.55			0.55	
I _{CC}	Supply current	V _{OUT} = Low	25°C		7	14		7	14	μA
			-40°C to 85°C			18			18	
		V _{OUT} = High-Idle	25°C		5	10		5	10	
			-40°C to 85°C			13			13	
I _{OH}	Short-circuit output current	I _{source}	25°C		30		30		mA	
I _{OL}	Short-circuit output current	I _{sink} , V _O < 12 V ⁽²⁾	25°C		45		45		mA	

(1) Input offset voltage average drift is calculated by dividing the accelerated operating life V_{OS} drift by the equivalent operational time. This represents worst-case input conditions and includes the first 30 days of drift.

(2) Do not short circuit the output to V+ if V+ is >12 V.

15-V Electrical Characteristics
 $V_{CC+} = 15\text{ V}$, $V_{CC-} = \text{GND}$, $V_{CM} = V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_J	TLV7211A			TLV7211			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS} Input offset voltage		25°C		3	5		3	15	mV
		–40°C to 85°C			8			18	
TCV_{OS} Input offset voltage temperature drift		25°C		4			4		$\mu\text{V}/^\circ\text{C}$
Input offset voltage average drift ⁽¹⁾		25°C		4			4		$\mu\text{V}/\text{month}$
I_B Input current		25°C		0.04			0.04		pA
I_{OS} Input offset current		25°C		0.02			0.02		pA
CMRR Common-mode rejection ratio		25°C		82			82		dB
PSRR Power-supply rejection ratio	$5\text{ V} \leq V_{CC+} \leq 10\text{ V}$	25°C		80			80		dB
A_V Voltage gain		25°C		100			100		dB
$CMVR$ Input common-mode voltage range	CMRR > 55 dB	25°C	15.2	15.3		15.2	15.3		V
		–40°C to 85°C	15			15			
	CMRR > 55 dB	25°C		–0.3	–0.2		–0.3	–0.2	
		–40°C to 85°C			0			0	
V_{OH} High-level output voltage	$I_{load} = 5\text{ mA}$	25°C	14.6	14.8		14.6	14.8		V
		–40°C to 85°C	14.45			14.45			
V_{OL} Low-level output voltage	$I_{load} = 5\text{ mA}$	25°C		0.2	0.4		0.2	0.4	V
		–40°C to 85°C			0.55			0.55	
I_{CC} Supply current	$V_{OUT} = \text{Low}$	25°C		7	14		7	14	μA
		–40°C to 85°C			18			18	
	$V_{OUT} = \text{High-Idle}$	25°C		5	12		5	12	
		–40°C to 85°C			14			14	
I_{OH} Short-circuit output current	I_{source}	25°C		30			30		mA
I_{OL} Short-circuit output current	I_{sink} , $V_O < 12\text{ V}^{(2)}$	25°C		45			45		mA

- (1) Input offset voltage average drift is calculated by dividing the accelerated operating life V_{OS} drift by the equivalent operational time. This represents worst-case input conditions and includes the first 30 days of drift.
- (2) Do not short circuit the output to $V+$ if $V+$ is >12 V.

TLV7211, TLV7211A CMOS COMPARATORS WITH RAIL-TO-RAIL INPUT AND PUSH-PULL OUTPUT

SLCS149B – AUGUST 2006 – REVISED JANUARY 2007

Switching Characteristics

$T_J = 25^\circ\text{C}$, $V_{CC+} = 5\text{ V}$, $V_{CC-} = \text{GND}$, $V_{CM} = V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS		TYP	UNIT
t_{rise}	Rise time	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(1)}$, Overdrive = 10 mV		0.3	μs
t_{fall}	Fall time	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(1)}$, Overdrive = 10 mV		0.3	μs
t_{PHL}	Propagation delay time, high to low ⁽²⁾	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(1)}$	10 mV	10	μs
			100 mV	4	
		$V_{CC+} = 2.7\text{ V}$, $f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(1)}$	10 mV	10	
			100 mV	4	
t_{PLH}	Propagation delay time, low to high ⁽²⁾	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(1)}$	10 mV	6	μs
			100 mV	4	
		$V_{CC+} = 2.7\text{ V}$, $f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(1)}$	10 mV	7	
			100 mV	4	

(1) C_L includes probe and jig capacitance.


(2) Input step voltage for propagation delay measurement is 2 V.

TYPICAL CHARACTERISTICS


SUPPLY CURRENT
vs
SUPPLY VOLTAGE
(SOURCING)




SUPPLY CURRENT
vs
SUPPLY VOLTAGE
(SINKING)



SUPPLY CURRENT
vs
TEMPERATURE
(SOURCING)




SUPPLY CURRENT
vs
TEMPERATURE
(SINKING)




TYPICAL CHARACTERISTICS (continued)


OUTPUT SOURCING CURRENT
 VS
 SUPPLY VOLTAGE




OUTPUT SINKING CURRENT
 VS
 SUPPLY VOLTAGE



OUTPUT VOLTAGE
 VS
 OUTPUT SOURCING CURRENT




OUTPUT VOLTAGE
 VS
 OUTPUT SINKING CURRENT




TYPICAL CHARACTERISTICS (continued)


OUTPUT VOLTAGE
VS
OUTPUT SOURCING CURRENT




OUTPUT VOLTAGE
VS
OUTPUT SINKING CURRENT



Response Time (t_{PLH}) for Various Input Overdrives
($V_{CC} = 2.7\text{ V}$)




Response Time (t_{PHL}) for Various Input Overdrives
($V_{CC} = 2.7\text{ V}$)




TYPICAL CHARACTERISTICS (continued)


Response Time (t_{PLH}) for Various Input Overdrives
 ($V_{CC} = 5\text{ V}$)




Response Time (t_{PHL}) for Various Input Overdrives
 ($V_{CC} = 5\text{ V}$)



Response Time (t_{PLH}) for Various Input Overdrives
 ($V_{CC} = 15\text{ V}$)



Response Time (t_{PHL}) for Various Input Overdrives
 ($V_{CC} = 15\text{ V}$)



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV7211AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV7211IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Carrier tape design is defined largely by the component length, width, and thickness.

A_o = Dimension designed to accommodate the component width.
B_o = Dimension designed to accommodate the component length.
K_o = Dimension designed to accommodate the component thickness.
W = Overall width of the carrier tape.
P = Pitch between successive cavity centers.




TAPE AND REEL INFORMATION

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7211AIDBVR	DBV	5	NFME	0	0	3.23	3.17	1.37	4	8	Q3
TLV7211AIDCKR	DCK	6	HNT	180	9	2.24	2.34	1.22	4	8	Q3
TLV7211AIDCKT	DCK	6	HNT	180	9	2.24	2.34	1.22	4	8	Q3
TLV7211AIDR	D	8	FMX	330	12	6.4	5.2	2.1	8	12	Q1
TLV7211IDBVR	DBV	5	NFME	0	0	3.23	3.17	1.37	4	8	Q3
TLV7211IDCKR	DCK	6	HNT	180	9	2.24	2.34	1.22	4	8	Q3
TLV7211IDCKT	DCK	6	HNT	180	9	2.24	2.34	1.22	4	8	Q3
TLV7211IDR	D	8	FMX	330	12	6.4	5.2	2.1	8	12	Q1




TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
TLV7211AIDBVR	DBV	5	NFME	185.0	185.0	220.0
TLV7211AIDCKR	DCK	6	HNT	202.0	201.0	28.0
TLV7211AIDCKT	DCK	6	HNT	202.0	201.0	28.0
TLV7211AIDR	D	8	FMX	338.1	340.5	20.64
TLV7211IDBVR	DBV	5	NFME	185.0	185.0	220.0
TLV7211IDCKR	DCK	6	HNT	202.0	201.0	28.0
TLV7211IDCKT	DCK	6	HNT	202.0	201.0	28.0
TLV7211IDR	D	8	FMX	338.1	340.5	20.64



DCK (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
 - E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated