

- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




BVDSS	RDS(ON)	ID
20V	5.8mΩ	56A

General Description

The PT GEHEU is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent RDS(ON) and gate charge for most of the small power switching and load switch applications.

The HM2030Q meet the RoHS and Green Product requirement with full function reliability approved.

DFN3x3 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	20	V
V _{GS}	Gate-Source Voltage	±8	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 4.5V ¹	56	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 4.5V ¹	35.6	A
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 4.5V ¹	19	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 4.5V ¹	15	A
I _{DM}	Pulsed Drain Current ²	100	A
P _D @T _C =25°C	Total Power Dissipation ¹	31	W
P _D @T _A =25°C	Total Power Dissipation ¹	3.6	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	35	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	4	°C/W

N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	20	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=4.5\text{V}$, $I_D=3\text{A}$	3.5	4.3	5.8	$\text{m}\Omega$
		$V_{\text{GS}}=3.9\text{V}$, $I_D=3\text{A}$	3.7	4.5	6.5	
		$V_{\text{GS}}=2.5\text{V}$, $I_D=3\text{A}$	4	5	7	
		$V_{\text{GS}}=1.8\text{V}$, $I_D=3\text{A}$	5.6	7	11	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	0.4	---	1.0	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=16\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=16\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 8\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 10	uA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=3\text{A}$	---	42	---	S
Q_g	Total Gate Charge (4.5V)	$V_{\text{DS}}=10\text{V}$, $I_D=3\text{A}$	---	38	---	nC
	Total Gate Charge (3.9V)		---	33	---	
Q_{gs}	Gate-Source Charge		---	4.5	---	
Q_{gd}	Gate-Drain Charge		---	12	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=16\text{V}$, $V_{\text{GS}}=4.5\text{V}$, $R_G=6\Omega$	---	22	---	ns
T_r	Rise Time		---	41	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	77	---	
T_f	Fall Time		---	21	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=10\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	3165	---	pF
C_{oss}	Output Capacitance		---	380	---	
C_{rss}	Reverse Transfer Capacitance		---	325	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ¹	$V_G=V_D=0\text{V}$, Force Current	---	---	30	A
I_{SM}	Pulsed Source Current ²		---	---	100	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=3\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper, $t \leq 10\text{s}$.
- 2.The data tested by pulsed , pulse width $\leq 10\text{us}$, duty cycle $\leq 1\%$

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Source-Drain Forward Characteristics




Fig.5 V_{GS(th)} vs. T_J




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized R_{DS(on)} vs. T_J




Fig.7 Safe Operating Area




Fig.8 Capacitance




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Gate Charge Waveform

DFN3x3 Package Outline Dimensions



Marking Instruction



DFN3x3 Tape and Reel Data

