| |
|
 |
International Rectifier, Corp.
|
| Part No. |
PT7A4408L
|
| OCR Text |
... for STS-3/OC3 links. The STBUS clock and framing signals are phase-locked to input reference signals of either 2.048 MHz, 1.544MHz or 8 kHz...synchronizer
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||... |
| Description |
Complete BrainPower Control System Accelerator Verilog Object Code Manual T1/E1/OC3系统同步
|
| File Size |
180.20K /
27 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Zarlink Semiconductor Inc.
|
| Part No. |
ZL30409/DDB ZL30409/DDA
|
| OCR Text |
..., c8, c16 , and c19 (sts-3/oc3 clock divided by 8) output clock signals ? provides 5 styles of 8 khz framing pulses ? holdover frequency a...synchronizer contains a digital phase-locked loop (dpll), which provides timing and synchronization ... |
| Description |
T1/E1 System synchronizer with Stratum 3 Holdover
|
| File Size |
290.90K /
32 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
DS2172TTR DS2172T/TR DS2172TN
|
| OCR Text |
...andards. the ds2172 operates at clock rates ranging from dc to 52 mhz. this wide range of operating frequency allows the ds2172 to be used i...synchronizer examines the data at rdata and looks for characteristics of the transmitted pattern. th... |
| Description |
Bit Error Rate Tester (BERT)
|
| File Size |
192.30K /
22 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
