|
|
![](images/bg04.gif) |
ICS
|
Part No. |
M2006-03
|
OCR Text |
... output clocks are differential LVPECL compatible Two downstream clocks, frequency-selectable One upstream clock, frequency-selectable RE...to within 1nsec of selected input reference rising edge (unless M2_SEL= 1) Output duty cycle 47-53%... |
Description |
SAW PLL for Frequency Translation with Add/Drop feature and Hitless Switching option
|
File Size |
223.26K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
M2006-04
|
OCR Text |
... reference inputs support LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL Power-up frequency translation ratio of x32 useful for 19.44M...to +3.3V. Clock output pairs. Differential LVPECL. P Divider control. LVCMOS/LVTTL. For P1: Logic 1 ... |
Description |
VCSO Frequency Translator
|
File Size |
300.56K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
M2006-11 M2006-21 M2006-11-622.0800
|
OCR Text |
... reference inputs support LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL
Figure 1: Pin Assignment
Example Input / Output Frequenc...to +3.3V. Clock output pairs. Differential LVPECL. P Divider control. LVCMOS/LVTTL. For P1: Logic 1 ... |
Description |
PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 SAW PLL for Frequency Translation with Add/Drop feature and Hitless Switching option
|
File Size |
312.67K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Circuit System
|
Part No. |
M2006-12
|
OCR Text |
...lock output pairs. Differential LVPECL. P Divider controls. LVCMOS/LVTTL. (For P0_SEL, P1_SEL, see Table 5 on pg. 3. Reference clock input p...to these pins can cause erratic device operation.
Table 2: Pin Descriptions
Input Input
Inter... |
Description |
VCSO BASED FEC CLOCK PLL
|
File Size |
262.41K /
8 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|