| |
|
 |
XILINX
|
| Part No. |
XC2C128
|
| OCR Text |
CPLD
0 0
DS093 (v2.5) October 1, 2004
Preliminary Product Specification
Features
* Optimized for 1.8V systems - As fast as 4.5 ns pin-to-pin delays - As low as 13 A quiescent current Industry's best 0.18 micron CMOS CPLD - Optimi... |
| Description |
CoolRunner-II CPLD
|
| File Size |
129.03K /
17 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xilinx
|
| Part No. |
XCR5032C DS046
|
| OCR Text |
...E
XCR5032C: 32 Macrocell CPLD with Enhanced Clocking
0 14*
DS046 (v1.3) October 9, 2000
Product Specification
Features
* * * * * * * * * Industry's first TotalCMOSTM PLD - both CMOS design and process technologies Fast Zer... |
| Description |
with Enhanced Clocking
From old datasheet system
|
| File Size |
194.58K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY39100V388B-83MGC CY39100V208B-125NTXC CY39050V208-125NTC
|
| OCR Text |
cpld family cypress semiconductor corporation ? 3901 north first street ? san jose ? ca 95134 ? 408-943-2600 document #: 38-03039 rev. *i revised march 11, 2005 features ? high density ? 30k to 200... |
| Description |
Delta39K™ ISR™ CPLDs at FPGA Densities™ LOADABLE PLD, 15 ns, PBGA388
Delta39K™ ISR™ CPLDs at FPGA Densities™ LOADABLE PLD, 10 ns, PQFP208
CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PQFP208
|
| File Size |
1,758.79K /
86 Page |
View
it Online |
Download Datasheet |
| |
|
|
pmc
|
| Part No. |
2000185
|
| OCR Text |
...age 17 no longer connect to the CPLD (U7). These LEDS now connect to test points.
The circuitry associated with pins 23 and 24 of the Triquint TQ8106s devices has been modified to include a 1N4148 diode, 1.5K resistor, and a 2.0 K resist... |
| Description |
|
| File Size |
6,874.90K /
85 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3112J 3110
|
| OCR Text |
...EDEC map for the desired PLD or CPLD (see Figure 1). For simulation, Warp2 provides a timing simulator (PC only), as well as VHDL and Verilog models for use with third-party simulators.
DESIGN ENTRY
Verilog
State Machine
COMPILA... |
| Description |
Warp2 Verilog Development System for CPLDs DESIGN ENTRY COMPILATION VERFICA TION
From old datasheet system
|
| File Size |
94.00K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
DS3112RD
|
| OCR Text |
... at 1000h.
Table 1. DS3112RD CPLD Register Map
OFFSET 0X0000 0X0002 0X0003 0X0004 0X0005 0X0006 0X0007 0X0011 0X0012 0X0013 0X0014 0X0015 0X0016 0X0017 0X0018 0X0019 0X001A 0X001B 0X001C 0X001D 0X001E 0X001F 0X0020 0X0021 NAME BID XBIDH... |
| Description |
DS3/E3 Multiplexer Reference Design
|
| File Size |
572.83K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
|
| Part No. |
XCR3032XL-10PCG44I XCR3032XL-5PCG44C XCR3032XL-10PCG44C
|
| OCR Text |
...s ? low power 3.3v 32 macrocell cpld ? 4.5 ns pin-to-pin logic delays ? system frequencies up to 213 mhz ? 32 macrocells with 750 usable gates ? available in small footprint packages - 48-ball cs bga (36 user i/o pins) - 44-pin vqfp (36 use... |
| Description |
XCR3032XL-10PCG44I - NOT RECOMMENDED for NEW DESIGN EE PLD, 10 ns, PQCC44
XCR3032XL-5PCG44C - NOT RECOMMENDED for NEW DESIGN EE PLD, 5 ns, PQCC44
XCR3032XL-10PCG44C - NOT RECOMMENDED for NEW DESIGN EE PLD, 10 ns, PQCC44
|
| File Size |
197.45K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XC95288XL-10FGG256C XC95288XL-10FGG256I XC95288XL-6FGG256C XC95288XL-7TQG144I XC95288XL-7TQG144C XILINXINC-XC95288XL-10PQG208I XILINXINC-XC95288XL-10BGG256I XC95288XL-10BGG256C XC95288XL-10CS280C
|
| OCR Text |
...ription the xc95288xl is a 3.3v cpld targeted for high-perfor- mance, low-voltage applications in leading-edge communi- cations and computing systems. it is comprised of 16 54v18 function blocks, providing 6,400 usable gates with propagatio... |
| Description |
3.3V 288-mc CPLD FLASH PLD, 10 ns, PBGA256
3.3V 288-mc CPLD FLASH PLD, 6 ns, PBGA256
3.3V 288-mc CPLD FLASH PLD, 7.5 ns, PQFP144
6 ns pin-to-pin logic delays
|
| File Size |
225.05K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
