|
|
![](images/bg04.gif) |
Fairchild Semiconductor Corporation
|
Part No. |
9403A
|
OCR Text |
...ip-Flop is not cleared until PL goes LOW. Once in the
stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403A as in most modern FIFO designs, the MR input only... |
Description |
First-In First-Out (FIFO) Buffer Memory(先进先出缓冲 From old datasheet system
|
File Size |
173.62K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
SitI
|
Part No. |
DM141
|
OCR Text |
...low. And data on shift register goes through when LTH is high. Input terminal of output enable (active low), all outputs are off when EN is high. Constant current output terminals (Bank G).
4, 10, 13, 18, 23, 28, 31 32 1 2 3
6,23,28
... |
Description |
8 x 2 Channel Constant Current LDE Driver
|
File Size |
218.83K /
16 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|