|
|
![](images/bg04.gif) |
EXAR[Exar Corporation]
|
Part No. |
XR16L2751 XR16L2751IM XR16L2751CM
|
OCR Text |
...through the software setting of MCR[3]. INTA is set to the active mode and OP2A# output to a logic 0 when MCR[3] is set to a logic 1. INTA i...2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE
REV. 1.0.0
DESCRIPTION UART channel A Receiv... |
Description |
2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE
|
File Size |
310.38K /
52 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar
|
Part No. |
XR16C2852
|
OCR Text |
..., the mf# pin is a logic 0 when mcr bit-3 is set to a logic 1 (see mcr bit-3). mcr bit-3 defaults to a logic 1 condition after a reset or power-up. 2) baudouta# - when baudouta# function is selected, the 16x baud rate clock output is av... |
Description |
Dual UART with TX and RX FIFO Counters, 128 Bytes of FIFOs and Automatic RS-485 Half Duplex Control
|
File Size |
293.29K /
42 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar
|
Part No. |
XR16L2751
|
OCR Text |
...hrough the software setting of mcr[3]. inta is set to the active mode and op2a# output to a logic 0 when mcr[3] is set to a logic 1. inta ...2.25v to 5.5v duart with 64-byte fifo and powersave rev. 1.0.0 4 rxrdya# 31 o uart channel a recei... |
Description |
High-Performance 2.25V - 5.5V DUART
|
File Size |
316.91K /
52 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar
|
Part No. |
XR16L2750
|
OCR Text |
...through the software setting of mcr[3]. inta is set to the active mode and op2a# output to a logic 0 when mcr[3] is set to a logic 1. inta...2 . if it is not used, leave it unconnected. rxrdya# 34 31 o uart channel a receiver ready (active l... |
Description |
High-Performance 2.25V - 5.5V DUART
|
File Size |
305.29K /
49 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar
|
Part No. |
XR16L2550
|
OCR Text |
...hrough the software setting of mcr[3]. inta is set to the active mode (active high) and op2a# output to a logic 0 when mcr[3] is set to a ...2 channel a - the output state is defined by the user and through the software setting of mcr[3]. ... |
Description |
Industry Smallest Package UART with 2.25V to 5.5V Operation
|
File Size |
253.48K /
45 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar
|
Part No. |
XR16L784
|
OCR Text |
...ts flow control, see efr bit-6, mcr bits-1 & 2, fctr bits 0-3 and ier bit-6 2) auto rs485 half-duplex direction control, see fctr bit-5, mcr bit-2 and msr bits 4-7. cts0# 59 i uart channel 0 clear to send or general purpose input (acti... |
Description |
High Performance 5V and 3.3V Quad UART
|
File Size |
252.57K /
43 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Exar, Corp.
|
Part No. |
XR16L2551 XR16L2551IL
|
OCR Text |
...through the software setting of mcr[3]. inta is set to the active mode and op2a# output to a logic 0 when mcr[3] is set to a logic 1. inta...2 channel a - the output state is defined by the user and through the software setting of mcr[3]. i... |
Description |
LOW VOLTAGE DUART WITH POWERSAVE 2 CHANNEL(S), 3.125M bps, SERIAL COMM CONTROLLER, QCC32 Industry Smallest Package UART with 2.25V to 5.5V Operation, Intel/Motorola Data Bus Interfaces Select and Exclusive PowerSave Feature
|
File Size |
262.73K /
48 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|