aligned pdf Datasheet P14 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : M6001 LF580 092316 BLV6N60 74HC151 CT2510 ATA00 SR120
	Product Description
	Full Text Search

aligned Datasheet PDF File

For aligned Found Datasheets File :: 5590 Search Time::2.031ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | <14> | 15 |

				MITEL[Mitel Networks Corporation]
Part No.	MT9041B MT9041BP
OCR Text	...ocks and frame pulses are phase aligned as shown in Figure 10. FS2 0 0 1 1 FS1 0 1 0 1 Input Frequency Reserved 8kHz 1.544MHz 2.048MHz 24 25 26 IC0 IC0 FS2 27 28 FS1 RST Functional Description The MT9041B is a System Synchro...
Description	T1/E1 System Synchronizer
File Size	72.25K / 19 Page	View it Online	Download Datasheet

				PHILIPS[Philips Semiconductors]
Part No.	SAA7207H SAA7207H_C1 SAA7207H/C1
OCR Text	...bits are assumed to be non-byte aligned and sent in MSB to LSB order. New data may be present at the input pins on each rising edge of the master clock input (CLK). Valid data is indicated by VALI = HIGH. When VALI = LOW the data is not val...
Description	Reed Solomon decoder IC
File Size	90.20K / 20 Page	View it Online	Download Datasheet

				ICST[Integrated Circuit Systems] Atmel, Corp.
Part No.	AV9170 AV9170-01CN8 AV9170-02CS8 AV9170-01CN08 AV9170-02CN08 AV9170-04CN08 AV9170-05CN08
OCR Text	...e all of the rising edges to be aligned (Figure 4). Using CLK1 Feedback With CLK1 connected to FBIN as shown in Figure 3, the input and CLK1 output will be aligned on the rising edge, but CLK2 can be either rising or falling (Figure 5)....
Description	Clock Synchronizer and Multiplier 时钟同步器和乘法
File Size	252.52K / 11 Page	View it Online	Download Datasheet

				INTERSIL[Intersil Corporation]
Part No.	HMP8156A HMP8156ACN HMP8156EVAL1 HMP8156EVAL2 HMP8154 HMP8154CN HMP8154EVAL1
OCR Text	...pixel color. The next output is aligned with the selection of the overlay color and uses 87.5% overlay color plus 12.5% pixel color. Additional outputs use 100% overlay color. When going from overlay to pixel data, mixing starts one pixel b...
Description	NTSC/PAL Encoders
File Size	254.63K / 34 Page	View it Online	Download Datasheet

				ICST[Integrated Circuit Systems]
Part No.	ICS932S208 ICS932S208YFLF-T ICS932S208YGLF-T
OCR Text	... AGP support. AGP-PCI should be aligned with a skew window tolerance of 500ps. VCH is 48MHz clock output for video controller hub. Data pin for I2C circuitry 5V tolerant 48MHz clock output. 48MHz clock output. Ground pin. Power pin for the ...
Description	Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor Programmable Timing Control Hub for Next Gen P4 processor
File Size	142.03K / 20 Page	View it Online	Download Datasheet

				SAMSUNG[Samsung semiconductor]
Part No.	K4H510438C-LA2 K4H510438C-LB0 K4H510438C-LB3 K4H510438C-LCC K4H510438C-UC K4H510838C-UC
OCR Text	...oth edges of data strobe * Edge aligned data output, center aligned data input * LDM,UDM for write masking only (x16) * DM for write masking only (x4, x8) * Auto & Self refresh * 7.8us refresh interval(8K/64ms refresh) * Maximum burst refre...
Description	512Mb C-die DDR SDRAM Specification
File Size	209.84K / 23 Page	View it Online	Download Datasheet

				Samsung semiconductor
Part No.	K4H510438
OCR Text	...oth edges of data strobe * Edge aligned data output, center aligned data input * LDM,UDM for write masking only (x16) * DM for write masking only (x4, x8) * Auto & Self refresh * 7.8us refresh interval(8K/64ms refresh) * Maximum burst refre...
Description	512Mb B-die DDR SDRAM Specification
File Size	328.94K / 23 Page	View it Online	Download Datasheet

				MAXIM - Dallas Semiconductor MAXIM[Maxim Integrated Products]
Part No.	MAX3831 MAX3831UCB MAX3832UCB
OCR Text	...z reference clock. PDI1 to PDI4 aligned to RCLKI at reset. Measured with a reference clock jitter of <1psRMS. Deterministic jitter is the arithmetic sum of pattern-dependent jitter and pulse-width distortion. _______________________________...
Description	3.3V / 2.5Gbps / SDH/SONET / 4-Channel Interconnect Mux/Demux ICs with Clock Generator 3.3V, 2.5Gbps, SDH/SONET, 4-Channel Interconnect Mux/Demux ICs with Clock Generator
File Size	281.97K / 16 Page	View it Online	Download Datasheet

				Motorola, Inc ON Semi
Part No.	MC1374P MC1374_D ON0832
OCR Text	...n Figure 19. It must be exactly aligned to the particular channel. Figure 3. AM Modulator Transfer Function 2I1RL RF Output V(p-p) 0 +I1RG -I1RG Differential Input, V11-V1 (V) Figure 4. AM Test Circuit R2 470 L1 0.1H C2 56 470 R3 ...
Description	TV MODULATOR CIRCUIT From old datasheet system
File Size	156.27K / 10 Page	View it Online	Download Datasheet

				http:// ICST[Integrated Circuit Systems]
Part No.	MK2049-02 MK2049-02S MK2049-02SI MK2049-02SITR MK2049-02STR MK2049-03S MK2049-03SI MK2049-03SITR MK2049-03STR
OCR Text	...have the rising or falling edge aligned with the rising edge of CLK2. See the INPUT AND OUTPUT SYNCHRONIZATION section for more details. 3 Revision 040601 Integrated Circuit Systems, Inc. * 525 Race Street * San Jose * CA * 95126 * (408)...
Description	Communications Clock PLLs CAPACITOR, 1000UF 450V CAPACITOR, 1000UF 450V; CAPACITANCE:1000UF; VOLTAGE RATING, DC:450V; CAPACITOR DIELECTRIC TYPE:ALUMINIUM ELECTROLYTIC; SERIES:B43456; TEMP, OP. MAX:85(DEGREE C); TEMP, OP. MIN:-25(DEGREE C); TOLERANCE, :20%; RoHS Compliant: Yes
File Size	147.61K / 12 Page	View it Online	Download Datasheet

For aligned Found Datasheets File :: 5590 Search Time::2.031ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | <14> | 15 |