|
|
|
Alliance Semiconductor
|
Part No. |
AS4C4M4E1
|
OCR Text |
... alternately latched into input buffe rs using the falling edge of ras and cas inputs respectively. also, ras is used to make the column address latch transparent, enabling application of column addresses prior to cas assertion. extend... |
Description |
4M x 4 CMOS DRAM
|
File Size |
276.86K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
SMART Modular Technologies
|
Part No. |
SG5127RD325693SE SG5127RD325693SF SG5127RD325693UU
|
OCR Text |
...upply for the ddr3 sdram output buffe rs to provide improved noise immunity. v ddq shares the same power plane as v dd pins. v refdq supply reference voltage for i/o inputs. v refca supply - reference voltage for address/command inputs. ... |
Description |
4GByte (512Mx72) DDR3 SDRAM Module
|
File Size |
374.14K /
45 Page |
View
it Online |
Download Datasheet |
|
|
|
Nanya
|
Part No. |
M2S4G64CB8HB5N M2S1G64CBH4B5P
|
OCR Text |
... / m2s4g64cb8hb5n are un - buffe r ed 20 4 - pin double data rate 3 (ddr 3 ) synchr onous dram small outline dual in - line memory module ( so - dimm), organized as one rank of 128m x64 ( 1g b) and one rank o... |
Description |
Unbuffered DDR3 SO-DIMM
|
File Size |
617.21K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|