| |
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
74FCT299ATQ 54FCT299TDB
|
| OCR Text |
.... a separate active low master reset is used to reset the register. c d d c p q c d d c p q c d d c p q c d d c p q c d d c p q c d d c p q...hold note: 1. h = high voltage level l = low voltage level x = don?t care = low-to-high clock tran... |
| Description |
PARALLEL IN PARALLEL OUT SHIFT REGISTER, PDSO20
PARALLEL IN PARALLEL OUT SHIFT REGISTER, CDIP20
|
| File Size |
118.41K /
7 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ANALOG DEVICES INC
|
| Part No. |
AD5334BRUZ AD5344BRUZ
|
| OCR Text |
... buffer v out d buffer power-on reset to all dacs and buffers power-down logic pd dac register 8-bit dac 8-bit dac input register v ref c/d ...hold time t 3 20 ns min pulsewidth t 4 5 ns min data, gain, hben setup time t 5 4.5 ns min data,... |
| Description |
2.5V to 5.5V, 500µA Quad Rail-to-Rail Voltage Output 8-Bit DAC with Parallel Interface in 24-lead TSSOP
2.5 V to 5.5 V, 500 A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
|
| File Size |
390.20K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
TIANMA
|
| Part No. |
TM12864NCIWGSPEC
|
| OCR Text |
...t input pin 18 /res h/l reset input pin 19 /cs1 h/l chip select input pin 20 nc - no connection
9/22 ...hold time rs t ass t ahs 150 150 - - - - ns data setup time data hold time db7 (sid) t dss t dhs 100... |
| Description |
LCD_Module
|
| File Size |
362.19K /
22 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
