|
|
![](images/bg04.gif) |
XILINX INC
|
Part No. |
XC4VLX160-12FF1148I
|
OCR Text |
...eir respective owners. virtex-4 fpga electrical characteristics virtex?-4 fpgas are available in -12, -11, and -10 speed grades, with -12 ha...40 c to +100 c industrial 1.14 1.26 v v ccaux auxiliary supply voltage relative to gnd, t j =0 c ... |
Description |
FPGA, 16896 CLBS, PBGA1148
|
File Size |
502.45K /
57 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Temic
|
Part No. |
UG01 UG09
|
OCR Text |
...n of many PLD architectures and FPGA device types. A compact RAM cell, along with the large number of available gates allows the implementat...40 to 85_C Military . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to... |
Description |
(UG01 - UG09) 0.6um ULC
|
File Size |
84.82K /
7 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
QuickLogic Corporation
|
Part No. |
QL3060
|
OCR Text |
FPGA Data Sheet
******
60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Device Highlights
High Performa...40 half columns and the global distributed networks consist of 44 half columns, each driven by an in... |
Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
File Size |
248.19K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
QuickLogic Corporation
|
Part No. |
QL3025
|
OCR Text |
FPGA Data Sheet
******
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Device Highlights
High Performa...40 half columns and the global distributed networks consist of 44 half columns, each driven by an in... |
Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
File Size |
219.22K /
17 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
QuickLogic Corporation
|
Part No. |
QL3004
|
OCR Text |
FPGA Data Sheet
******
4,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Device Highlights
High Performan...40 half columns and the global distributed networks consist of 44 half columns, each driven by an in... |
Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
File Size |
194.93K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ATMEL CORP
|
Part No. |
AT17C040-10AI
|
OCR Text |
...v040 (high-density at17 series) fpga configuration eeproms (configurators) provide an easy-to-use, cost-effective configuration mem- ory for...40 18 19 20 21 22 23 24 25 26 27 28 wp1 reset/oe wp2 ce gnd ceo/a2 ready clk gnd data vcc sere r 44 ... |
Description |
4M X 1 CONFIGURATION MEMORY, PQFP44
|
File Size |
126.02K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
XILINX INC
|
Part No. |
XC6VSX315T-1LFF1156C XC6VSX315T-1FF1156C
|
OCR Text |
...eir respective owners. virtex-6 fpga electrical characteristics virtex?-6 fpgas are available in -3, -2, -1, and -1l speed grades, with -3 ...40 100 c notes: 1. configuration data is retained even if v cco drops to 0v. 2. includes v cco of... |
Description |
FPGA, PBGA1156 FPGA, 1098 MHz, PBGA1156
|
File Size |
1,268.63K /
58 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Atmel
|
Part No. |
ATU18
|
OCR Text |
...le with Xilinx or Altera Latest FPGA's Pin-counts to Over 976 pins VDD 1.8V +/- 0.15V for core: 1.8, 2.5, 3.3V for Periphery Any Pin-out Mat...40 to 85C Max Supply Core Voltage (VDD)..........................1.95 V Max Supply Periphery Voltage... |
Description |
The ATU18 series of ULCs is well suited for conversion of latest CPLDs and FPGAs. We can support within one ULC from 62 Kbits to 1195 Kbits DPRAM and from 82 Kgates to 1575 Kgates.
|
File Size |
36.11K /
5 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|